



# ISP1102

## Advanced USB transceiver

Rev. 06 — 19 January 2009

Product data sheet

## 1. General description

The ISP1102 Universal Serial Bus (USB) transceiver is fully compliant with *Universal Serial Bus Specification Rev. 2.0*. The ISP1102 can transmit and receive USB data at full-speed (12 Mbit/s).

The transceiver allows USB Application-Specific Integrated Circuits (ASICs) and Programmable Logic Devices (PLDs) with power supply voltages from 1.65 V to 3.6 V to interface with the physical layer of the USB. The transceiver has an integrated 5 V-to-3.3 V voltage regulator for direct powering through USB supply line  $V_{BUS}$ . The transceiver has an integrated voltage detector to detect the presence of the  $V_{BUS}$  voltage ( $V_{CC(5V0)}$ ). When  $V_{CC(5V0)}$  or VREG3V3 is lost, the DP and DM pins can be shared with other serial protocols.

The transceiver is a bidirectional differential interface and is available in HBCC16 and HVQFN14 packages.

The transceiver is ideal for use in portable electronic devices, such as mobile phones, digital still cameras, Personal Digital Assistants (PDAs) and Information Appliances (IAs).

## 2. Features

- Complies with *Universal Serial Bus Specification Rev. 2.0*
- Supports data transfer at full-speed (12 Mbit/s)
- Integrated 5 V-to-3.3 V voltage regulator to power through USB line  $V_{BUS}$
- $V_{BUS}$  voltage presence indication on pin VBUSDET
- VP and VM pins function in bidirectional mode, allowing pin count saving for the ASIC interface
- Used as USB device transceiver or USB host transceiver
- Stable RCV output during Single-Ended Zero (SE0) condition
- Two single-ended receivers with hysteresis
- Low-power operation
- Supports I/O voltage range from 1.65 V to 3.6 V
- $\pm 12$  kV ElectroStatic Discharge (ESD) protection (for the ISP1102W) at the DP, DM,  $V_{CC(5V0)}$  and GND pins
- Full industrial operating temperature range from  $-40$  °C to  $+85$  °C
- Available in HBCC16 and HVQFN14 lead-free and halogen-free packages

# ST-NXP Wireless

### 3. Applications

- Portable electronic devices, such as:
  - ◆ Mobile phone
  - ◆ Digital still camera
  - ◆ Personal Digital Assistant (PDA)
  - ◆ Information Appliance (IA)

### 4. Ordering information

Table 1. Ordering information

Type number	Package		Version
	Name	Description	
ISP1102W	HBCC16	plastic thermal enhanced bottom chip carrier; 16 terminals; body 3 × 3 × 0.65 mm	SOT639-2
ISP1102BS	HVQFN14	plastic thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 2.5 × 0.85 mm	SOT773-1

[1] For new designs planning to use the ISP1102W, refer to the *ISP1102A Advanced USB transceiver* data sheet.

### 5. Block diagram




Fig 1. Block diagram

## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration HBCC16 (top view)

Fig 3. Pin configuration HVQFN14 (top view)

### 6.2 Pin description

Table 2. Pin description

Symbol <sup>[1]</sup>	Pin		Type	Description
	HBCC16	HVQFN14		
$\overline{\text{OE}}$	1	1	I	input for output enable (CMOS level with respect to $V_{CC(I/O)}$ , active LOW); enables the transceiver to transmit data on the USB bus
RCV	2	2	O	input pad; push pull; CMOS differential data receiver output (CMOS level with respect to $V_{CC(I/O)}$ ); driven LOW when input SUSPEND is HIGH; the output state of RCV is preserved and stable during an SE0 condition
VP/VPO	3	3	I/O	output pad; push pull; 4 mA output drive; CMOS single-ended DP receiver output VP (CMOS level with respect to $V_{CC(I/O)}$ ); for external detection of SE0, error conditions and speed of connected device; this pin also acts as drive data input VPO; see <a href="#">Table 3</a> and <a href="#">Table 4</a>
VM/VMO	4	4	I/O	bidirectional pad; push-pull input; 3-state output; 4 mA output drive; CMOS single-ended DM receiver output VM (CMOS level with respect to $V_{CC(I/O)}$ ); for external detection of SE0, error conditions and speed of connected device; this pin also acts as drive data input VMO; see <a href="#">Table 3</a> and <a href="#">Table 4</a>
				bidirectional pad; push-pull input; 3-state output; 4 mA output drive; CMOS

Table 2. Pin description ...continued

Symbol <sup>[1]</sup>	Pin		Type	Description
	HBCC16	HVQFN14		
SUSPEND	5	5	I	suspend input (CMOS level with respect to $V_{CC(I/O)}$ ); a HIGH level enables low-power state while the USB bus is inactive and drives output RCV to a LOW level input pad; push pull; CMOS
n.c.	6	-	-	not connected
$V_{CC(I/O)}$	7	6	-	supply voltage for digital I/O pins (1.65 V to 3.6 V). When $V_{CC(I/O)}$ is not connected, the DP and DM pins are in 3-state. This supply pin is totally independent of $V_{CC(5V0)}$ and VREG3V3 and must never exceed the VREG3V3 voltage.
VBUSDET	8	7	O	$V_{BUS}$ indicator output (CMOS level with respect to $V_{CC(I/O)}$ ); when $V_{BUS} > 4.1$ V, VBUSDET = HIGH and when $V_{BUS} < 3.6$ V, VBUSDET = LOW; when SUSPEND = HIGH, the VBUSDET function is invalid output pad; push pull; 4 mA output drive; CMOS
DM	9	8	AI/O	negative USB data bus connection (analog, differential)
DP	10	9	AI/O	positive USB data bus connection (analog, differential)
n.c.	11	-	-	not connected
n.c.	12	-	-	not connected
n.c.	-	10	-	not connected
VREG3V3	13	11	-	<b>internal regulator option:</b> regulated supply voltage output (3.0 V to 3.6 V) during 5 V operation; a decoupling capacitor of at least 0.1 $\mu$ F is required <b>regulator bypass option:</b> used as a supply voltage input (3.3 V $\pm$ 10 %) for 3.3 V operation
$V_{CC(5V0)}$	14	12	-	<b>internal regulator option:</b> supply voltage input (4.0 V to 5.5 V); can be directly connected to USB line $V_{BUS}$ <b>regulator bypass option:</b> connect to VREG3V3
VPU3V3	15	13	-	pull-up supply voltage (3.3 V $\pm$ 10 %); connect an external 1.5 k $\Omega$ resistor on DP (full-speed) This pin function is controlled by the SOFTCON input: <b>SOFTCON = LOW</b> — VPU3V3 floating (high-Z); ensures zero pull-up current <b>SOFTCON = HIGH</b> — VPU3V3 = 3.3 V; internally connected to VREG3V3
SOFTCON	16	14	I	software controlled USB connection input; a HIGH level applies 3.3 V to pin VPU3V3, which is connected to an external 1.5 k $\Omega$ pull-up resistor; this allows USB connect or disconnect signaling to be controlled by software input pad; push pull; CMOS
GND	exposed die pad	exposed die pad	-	ground supply; down bonded to the exposed die pad (heat sink); to be connected to the PCB ground

[1] Symbol names with an overscore (for example,  $\overline{OE}$ ) indicate active LOW signals.

## 7. Functional description

### 7.1 Function selection

**Table 3. Function selection**

SUSPEND	$\overline{OE}$	DP, DM	RCV	VP/VPO	VM/VMO	Function
LOW	LOW	driving or receiving	active	VPO input	VMO input	normal driving (differential receiver active)
LOW	HIGH	receiving <sup>[1]</sup>	active	VP output	VM output	receiving
HIGH	LOW	driving	inactive <sup>[2]</sup>	VPO input	VMO input	driving during suspend (differential receiver inactive)
HIGH	HIGH	high-Z <sup>[1]</sup>	inactive <sup>[2]</sup>	VP output	VM output	low-power state

[1] Signal levels on the DP and DM pins are determined by other USB devices and external pull-up or pull-down resistors.

[2] In suspend mode (SUSPEND = HIGH), the differential receiver is inactive and output RCV is always LOW. The resume signaling is detected through single-ended receivers VP/VPO and VM/VMO.

### 7.2 Operating functions

**Table 4. Driving function using differential input data interface (pin  $\overline{OE}$  = LOW)**

VM/VMO	VP/VPO	Data
LOW	LOW	SE0
LOW	HIGH	differential logic 1
HIGH	LOW	differential logic 0
HIGH	HIGH	illegal state

**Table 5. Receiving function (pin  $\overline{OE}$  = HIGH)**

DP, DM	RCV	VP/VPO	VM/VMO
Differential logic 0	LOW	LOW	HIGH
Differential logic 1	HIGH	HIGH	LOW
SE0	RCV* <sup>[1]</sup>	LOW	LOW

[1] RCV\* denotes the signal level on output RCV just before the SE0 state occurs. This level is stable during the SE0 period.

### 7.3 Power supply configurations

The ISP1102 can be used with various power supply configurations, which can be changed dynamically. [Table 7](#) provides an overview of power supply configurations.

**Normal mode** —  $V_{CC(I/O)}$  is connected.  $V_{CC(5V0)}$  is connected only, or  $V_{CC(5V0)}$  and VREG3V3 are connected.

For the 5 V operation,  $V_{CC(5V0)}$  is connected to a 5 V source (4.0 V to 5.5 V). The internal voltage regulator then produces 3.3 V for USB connections.

For the 3.3 V operation, both  $V_{CC(5V0)}$  and VREG3V3 are connected to a 3.3 V source (3.0 V to 3.6 V).

$V_{CC(I/O)}$  is independently connected to a voltage source (1.65 V to 3.6 V), depending on the supply voltage of the external circuit.

**Sharing mode** —  $V_{CC(I/O)}$  is connected only,  $V_{CC(5V0)}$  is  $< 3.6\text{ V}$  and  $V_{REG3V3}$  is  $< 2.4\text{ V}$ . In this mode, the DP and DM pins are 3-stated and the ISP1102 allows external signals of up to  $3.6\text{ V}$  to share the DP and DM lines. The internal circuits of the ISP1102 ensure that virtually no current (maximum  $10\text{ }\mu\text{A}$ ) is drawn through the DP and DM lines. The power consumption through pin  $V_{CC(I/O)}$  drops to the low-power (suspended) state level.

Pins VBUSDET and RCV are driven to LOW to indicate this mode. The VBUSDET function is ignored during suspend mode of the ISP1102.

Some hysteresis is built into the detection of  $V_{REG3V3}$  lost.

**Table 6. Pin states in sharing mode**

Pin	Sharing mode
$V_{CC(5V0)}$	$< 3.6\text{ V}$
$V_{REG3V3}$	$< 2.4\text{ V}$
$V_{CC(I/O)}$	$1.65\text{ V}$ to $3.6\text{ V}$ input
$V_{PU3V3}$	high-Z (off)
DP, DM	high-Z
VP/VPO, VM/VMO <sup>[1]</sup>	high-Z
RCV	LOW
VBUSDET	LOW
$\overline{\text{OE}}$ , SUSPEND, SOFTCON	high-Z

[1] VP/VPO and VM/VMO are bidirectional pins.

**Table 7. Power supply configuration overview**

$V_{CC(5V0)}$	Configuration	Special characteristics
Connected	normal mode	-
$< 3.6\text{ V}$	sharing mode	DP, DM and $V_{PU3V3}$ high-Z; VBUSDET is driven LOW

## 7.4 Power supply input options

The ISP1102 has two power supply input options.

**Internal regulator** — Pin  $V_{CC(5V0)}$  is connected to 4.0 V to 5.5 V. The internal regulator is used to supply the internal circuitry with 3.3 V (nominal). The VREG3V3 pin becomes a 3.3 V output reference.

**Regulator bypass** — Pins  $V_{CC(5V0)}$  and VREG3V3 are connected to the same supply. The internal regulator is bypassed and the internal circuitry is supplied directly from pin VREG3V3. The voltage range is 3.0 V to 3.6 V to comply with *Universal Serial Bus Specification Rev. 2.0*.

The supply voltage range for each input option is specified in [Table 8](#).


**Table 8. Power supply input options**

Input option	$V_{CC(5V0)}$	VREG3V3	$V_{CC(I/O)}$
Internal regulator	supply input for internal regulator (4.0 V to 5.5 V)	voltage reference output (3.3 V, 300 $\mu$ A)	supply input for digital I/O pins (1.65 V to 3.6 V)
Regulator bypass	connected to VREG3V3 with maximum voltage drop of 0.3 V (2.7 V to 3.6 V)	supply input (3.0 V to 3.6 V)	supply input for digital I/O pins (1.65 V to 3.6 V)

## 8. ElectroStatic Discharge (ESD)

### 8.1 ESD protection

For the HBCC package, the pins that are connected to the USB connector (DP, DM,  $V_{CC(5V0)}$  and GND) have a minimum of  $\pm 12$  kV ESD protection. The  $\pm 12$  kV measurement is limited by the test equipment. Capacitors of  $4.7 \mu\text{F}$  connected from VREG3V3 to GND and  $V_{CC(5V0)}$  to GND are required to achieve this  $\pm 12$  kV ESD protection (see [Figure 4](#)).



**Remark:** For the HVQFN package, the pins that are connected to the USB connector (DP, DM,  $V_{CC(5V0)}$  and GND) have a minimum of  $\pm 7$  kV ESD protection.

### 8.2 ESD test conditions

A detailed report on test set up and results is available on request.



## 9. Limiting values

**Table 9. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC(5V0)}$	supply voltage (5.0 V)		-0.5	+6.0	V
$V_{CC(I/O)}$	input/output supply voltage		-0.5	+4.6	V
$V_I$	input voltage		-0.5	$V_{CC(I/O)} + 0.5$	V
$I_{lu}$	latch-up current	$V_I = -1.8 \text{ V to } +5.4 \text{ V}$	-	100	mA
$V_{esd}$	electrostatic discharge voltage	pins DP, DM, $V_{CC(5V0)}$ and GND; $I_{LI} < 3 \mu\text{A}$ for HBCC package	[1][2] -12000	+12000	V
		pins DP, DM, $V_{CC(5V0)}$ and GND; $I_{LI} < 3 \mu\text{A}$ for HVQFN package	[2] -7000	+7000	V
		all other pins; $I_{LI} < 1 \mu\text{A}$	[2] -2000	+2000	V
$T_{stg}$	storage temperature		-40	+125	°C

[1] Testing equipment limits measurement to only  $\pm 12 \text{ kV}$ . Capacitors needed on  $V_{CC(5V0)}$  and VREG3V3 (see [Section 8](#)).

[2] Equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  resistor (Human Body Model).

## 10. Recommended operating conditions

**Table 10. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CC(5V0)}$	supply voltage (5.0 V)		4.0	5.0	5.5	V
$V_{CC(I/O)}$	input/output supply voltage		1.65	-	3.6	V
$V_I$	input voltage		0	-	$V_{CC(I/O)}$	V
$V_{IA(I/O)}$	input voltage on analog I/O pins	on pins DP and DM	0	-	3.6	V
$T_j$	junction temperature		-40	-	+125	°C
$T_{amb}$	ambient temperature		-40	-	+85	°C

## 11. Static characteristics

**Table 11. Static characteristics: supply pins**

$V_{CC(5V0)} = 4.0 \text{ V to } 5.5 \text{ V}$  or  $V_{(VREG3V3)} = 3.0 \text{ V to } 3.6 \text{ V}$ ;  $V_{CC(I/O)} = 1.65 \text{ V to } 3.6 \text{ V}$ ;  $V_{GND} = 0 \text{ V}$ ; see [Table 8](#) for valid voltage level combinations;  $T_{amb} = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{(VREG3V3)}$	voltage on pin VREG3V3	internal regulator option; $I_{load} \leq 300 \mu\text{A}$	[1][2] 3.0	3.3	3.6	V
$I_{CC}$	supply current	transmitting and receiving at 12 Mbit/s; $C_L = 50 \text{ pF}$ on pins DP and DM	[3] -	4	8	mA
$I_{CC(I/O)}$	supply current on pin $V_{CC(I/O)}$	transmitting and receiving at 12 Mbit/s	[3] -	1	2	mA
$I_{CC(idle)}$	idle and SE0 supply current	idle: $V_{DP} > 2.7 \text{ V}$ , $V_{DM} < 0.3 \text{ V}$ ; SE0: $V_{DP} < 0.3 \text{ V}$ , $V_{DM} < 0.3 \text{ V}$	[4] -	-	300	$\mu\text{A}$
$I_{CC(I/O)(stat)}$	static supply current on pin $V_{CC(I/O)}$	idle, SE0 or suspend	-	-	20	$\mu\text{A}$

**Table 11. Static characteristics: supply pins ...continued**

$V_{CC(5V0)} = 4.0\text{ V to }5.5\text{ V}$  or  $V_{(VREG3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $V_{GND} = 0\text{ V}$ ; see [Table 8](#) for valid voltage level combinations;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{CC(susp)}$	suspend supply current	SUSPEND = HIGH	[4] -	-	20	$\mu\text{A}$
$I_{CC(I/O)(sharing)}$	sharing mode supply current on pin $V_{CC(I/O)}$	$V_{CC(5V0)} < 3.6\text{ V}$	-	-	20	$\mu\text{A}$
$I_{load(sharing)DM}$	sharing mode load current on pin DM	$V_{CC(5V0)} < 3.6\text{ V}$ ; SOFTCON = LOW; $V_{DM} = 3.6\text{ V}$	-	-	10	$\mu\text{A}$
$I_{load(sharing)DP}$	sharing mode load current on pin DP	$V_{CC(5V0)} < 3.6\text{ V}$ ; SOFTCON = LOW; $V_{DP} = 3.6\text{ V}$	-	-	10	$\mu\text{A}$
$V_{CC(5V0)th}$	supply voltage detection threshold (5.0 V)	$1.65\text{ V} \leq V_{CC(I/O)} \leq 3.6\text{ V}$				
		supply lost	-	-	3.6	V
		supply present	4.1	-	-	V
$V_{CC(5V0)hys}$	supply voltage detection hysteresis (5.0 V)	$V_{CC(I/O)} = 1.8\text{ V}$	-	70	-	mV
$V_{CC(I/O)th}$	supply voltage detection threshold (I/O)	$V_{(VREG3V3)} = 2.7\text{ V to }3.6\text{ V}$				
		supply lost	-	-	0.5	V
		supply present	1.4	-	-	V
$V_{CC(I/O)(hys)}$	supply voltage detection hysteresis (I/O)	$V_{(VREG3V3)} = 3.3\text{ V}$	-	0.45	-	V
$V_{REG(3V3)th}$	regulated supply voltage detection threshold (3.3 V)	$1.65\text{ V} \leq V_{CC(I/O)} \leq V_{(VREG3V3)}$ ; $2.7\text{ V} \leq V_{(VREG3V3)} \leq 3.6\text{ V}$				
		supply lost	-	-	0.8	V
		supply present	[5] 2.4	-	-	V
$V_{REG(3V3)hys}$	regulated supply voltage detection hysteresis (3.3 V)	$V_{CC(I/O)} = 1.8\text{ V}$	-	0.45	-	V

[1]  $I_{load}$  includes the pull-up resistor current through pin VPU3V3.

[2] The minimum voltage is 2.7 V in suspend mode.

[3] Maximum value characterized only, not tested in production.

[4] Excluding any load current and VPU3V3 or  $V_{SW}$  source current to the 1.5 k $\Omega$  and 15 k $\Omega$  pull-up and pull-down resistors (200  $\mu\text{A}$  typ.).

[5] When  $V_{CC(I/O)} < 2.7\text{ V}$ , the minimum value for  $V_{REG(3V3)th} = 2.0\text{ V}$  for supply present condition.

**Table 12. Static characteristics: digital pins**

$V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $V_{GND} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b><math>V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}</math></b>						
<b>Input levels</b>						
$V_{IL}$	LOW-level input voltage		-	-	$0.3V_{CC(I/O)}$	V
$V_{IH}$	HIGH-level input voltage		$0.6V_{CC(I/O)}$	-	-	V
<b>Output levels</b>						
$V_{OL}$	LOW-level output voltage	$I_{OL} = 100\text{ }\mu\text{A}$	-	-	0.15	V
		$I_{OL} = 2\text{ mA}$	-	-	0.4	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = 100\text{ }\mu\text{A}$	$V_{CC(I/O)} - 0.15$	-	-	V
		$I_{OH} = 2\text{ mA}$	$V_{CC(I/O)} - 0.4$	-	-	V

**Table 12. Static characteristics: digital pins ...continued**

$V_{CC(I/O)} = 1.65 \text{ V to } 3.6 \text{ V}$ ;  $V_{GND} = 0 \text{ V}$ ;  $T_{amb} = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Leakage current						
I <sub>LI</sub>	input leakage current		[1] -1	-	+1	μA
Capacitance						
C <sub>in</sub>	input capacitance	pin to GND	-	-	10	pF
Example 1: V <sub>CC(I/O)</sub> = 1.8 V ± 0.15 V						
Input levels						
V <sub>IL</sub>	LOW-level input voltage		-	-	0.5	V
V <sub>IH</sub>	HIGH-level input voltage		1.2	-	-	V
Output levels						
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 100 μA	-	-	0.15	V
		I <sub>OL</sub> = 2 mA	-	-	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = 100 μA	1.5	-	-	V
		I <sub>OH</sub> = 2 mA	1.25	-	-	V
Example 2: V <sub>CC(I/O)</sub> = 2.5 V ± 0.2 V						
Input levels						
V <sub>IL</sub>	LOW-level input voltage		-	-	0.7	V
V <sub>IH</sub>	HIGH-level input voltage		1.7	-	-	V
Output levels						
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 100 μA	-	-	0.15	V
		I <sub>OL</sub> = 2 mA	-	-	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = 100 μA	2.15	-	-	V
		I <sub>OH</sub> = 2 mA	1.9	-	-	V
Example 3: V <sub>CC(I/O)</sub> = 3.3 V ± 0.3 V						
Input levels						
V <sub>IL</sub>	LOW-level input voltage		-	-	0.9	V
V <sub>IH</sub>	HIGH-level input voltage		2.15	-	-	V
Output levels						
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 100 μA	-	-	0.15	V
		I <sub>OL</sub> = 2 mA	-	-	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = 100 μA	2.85	-	-	V
		I <sub>OH</sub> = 2 mA	2.6	-	-	V

[1] If  $V_{CC(I/O)} \geq V_{(VREG3V3)}$ , then the leakage current will be higher than the specified value.

**Table 13. Static characteristics: analog I/O pins DP and DM**

$V_{CC(5V0)} = 4.0 \text{ V to } 5.5 \text{ V}$  or  $V_{(VREG3V3)} = 3.0 \text{ V to } 3.6 \text{ V}$ ;  $V_{GND} = 0 \text{ V}$ ;  $T_{amb} = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Input levels</b>						
<b>Differential receiver</b>						
$V_{DI}$	differential input sensitivity	$ V_{I(DP)} - V_{I(DM)} $	0.2	-	-	V

**Table 13. Static characteristics: analog I/O pins DP and DM ...continued**

$V_{CC(5V0)} = 4.0\text{ V to }5.5\text{ V}$  or  $V_{(VREG3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{GND} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CM}$	differential common mode voltage	includes $V_{DI}$ range	0.8	-	2.5	V
<b>Single-ended receiver</b>						
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
$V_{hys}$	hysteresis voltage		0.4	-	0.7	V
<b>Output levels</b>						
$V_{OL}$	LOW-level output voltage	$R_L = 1.5\text{ k}\Omega\text{ to }3.6\text{ V}$	-	-	0.3	V
$V_{OH}$	HIGH-level output voltage	$R_L = 15\text{ k}\Omega\text{ to GND}$	[1] 2.8	-	3.6	V
<b>Leakage current</b>						
$I_{LZ}$	off-state leakage current		-1	-	+1	$\mu\text{A}$
<b>Capacitance</b>						
$C_{in}$	input capacitance	pin to GND	-	-	20	pF
<b>Resistance</b>						
$Z_{DRV}$	driver output impedance	steady-state drive	[2] 34	39	44	$\Omega$
$Z_{INP}$	input impedance		10	-	-	$\text{M}\Omega$
$R_{swon(VPU3V3)}$	switch-on resistance on pin VPU3V3		-	-	10	$\Omega$
<b>Termination</b>						
$V_{TERM}$	termination voltage	for upstream port pull-up ( $R_{pu}$ )	[3][4] 3.0	-	3.6	V

[1]  $V_{OH(min)} = V_{(VREG3V3)} - 0.2\text{ V}$ .

[2] Includes external resistors of  $33\text{ }\Omega \pm 1\%$  on both pins DP and DM.

[3] This voltage is available at pins VREG3V3 and VPU3V3.

[4] The minimum voltage is 2.7 V in suspend mode.

## 12. Dynamic characteristics

**Table 14. Dynamic characteristics: analog I/O pins DP and DM**

$V_{CC(5V0)} = 4.0\text{ V to }5.5\text{ V}$  or  $V_{(VREG3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $V_{GND} = 0\text{ V}$ ; see [Table 8](#) for valid voltage level combinations;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Driver characteristics</b>						
$t_{FR}$	rise time	$C_L = 50\text{ pF to }125\text{ pF}$ ; 10 % to 90 % of $ V_{OH} - V_{OL} $ ; see <a href="#">Figure 5</a>	4	-	20	ns
$t_{FF}$	fall time	$C_L = 50\text{ pF to }125\text{ pF}$ ; 90 % to 10 % of $ V_{OH} - V_{OL} $ ; see <a href="#">Figure 5</a>	4	-	20	ns
FRFM	differential rise time/fall time matching	excluding the first transition from idle state	90	-	111.1	%
$V_{CRS}$	output signal crossover voltage	excluding the first transition from idle state; see <a href="#">Figure 6</a>	[1] 1.3	-	2.0	V

**Table 14. Dynamic characteristics: analog I/O pins DP and DM ...continued**

$V_{CC(5V0)} = 4.0\text{ V to }5.5\text{ V}$  or  $V_{(VREG3V3)} = 3.0\text{ V to }3.6\text{ V}$ ;  $V_{CC(I/O)} = 1.65\text{ V to }3.6\text{ V}$ ;  $V_{GND} = 0\text{ V}$ ; see [Table 8](#) for valid voltage level combinations;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Driver timing</b>						
$t_{PLH(drv)}$	driver propagation delay (LOW to HIGH)	VPO, VMO to DP, DM; see <a href="#">Figure 6</a> and <a href="#">Figure 9</a>	-	-	18	ns
$t_{PHL(drv)}$	driver propagation delay (HIGH to LOW)	VPO, VMO to DP, DM; see <a href="#">Figure 6</a> and <a href="#">Figure 9</a>	-	-	18	ns
$t_{PHZ}$	HIGH to OFF-state propagation delay	$\overline{OE}$ to DP, DM; see <a href="#">Figure 7</a> and <a href="#">Figure 10</a>	-	-	15	ns
$t_{PLZ}$	LOW to OFF-state propagation delay	$\overline{OE}$ to DP, DM; see <a href="#">Figure 7</a> and <a href="#">Figure 10</a>	-	-	15	ns
$t_{pZH}$	OFF-state to HIGH propagation delay	$\overline{OE}$ to DP, DM; see <a href="#">Figure 7</a> and <a href="#">Figure 10</a>	-	-	15	ns
$t_{pZL}$	OFF-state to LOW propagation delay	$\overline{OE}$ to DP, DM; see <a href="#">Figure 7</a> and <a href="#">Figure 10</a>	-	-	15	ns
<b>Receiver timings</b>						
<b>Differential receiver</b>						
$t_{PLH(rcv)}$	receiver propagation delay (LOW to HIGH)	DP, DM to RCV; see <a href="#">Figure 8</a> and <a href="#">Figure 11</a>	-	-	15	ns
$t_{PHL(rcv)}$	receiver propagation delay (HIGH to LOW)	DP, DM to RCV; see <a href="#">Figure 8</a> and <a href="#">Figure 11</a>	-	-	15	ns
<b>Single-ended receiver</b>						
$t_{PLH(se)}$	single-ended propagation delay (LOW to HIGH)	DP, DM to VP/VPO, VM/VMO; see <a href="#">Figure 8</a> and <a href="#">Figure 11</a>	-	-	18	ns
$t_{PHL(se)}$	single-ended propagation delay (HIGH to LOW)	DP, DM to VP/VPO, VM/VMO; see <a href="#">Figure 8</a> and <a href="#">Figure 11</a>	-	-	18	ns

[1] Characterized only, not tested. Limits guaranteed by design.




Fig 5. Rise time and fall time




Fig 6. Timing of VPO and VMO to DP and DM




Fig 7. Timing of  $\overline{OE}$  to DP and DM






Fig 8. Timing of DP and DM to RCV, VP/VPO and VM/VMO

## 13. Test information



Load capacitance  $C_L = 50 \text{ pF}$  (minimum or maximum timing)


**Fig 9. Load on pins DP and DM**



$V = 0 \text{ V}$  for  $t_{PZH}$  and  $t_{PHZ}$

$V = V_{(VREG3V3)}$  for  $t_{PZL}$  and  $t_{PLZ}$

**Fig 10. Load on pins DP and DM for enable time and disable time**



**Fig 11. Load on pins VM/VMO, VP/VPO and RCV**

14. Package outline

HBCC16: plastic thermal enhanced bottom chip carrier; 16 terminals; body 3 x 3 x 0.65 mm

SOT639-2





Fig 12. Package outline SOT639-2 (HBCC16)



**HVQFN14: plastic thermal enhanced very thin quad flat package; no leads;**  
**14 terminals; body 2.5 x 2.5 x 0.85 mm**

**SOT773-1**



**Fig 13. Package outline SOT773-1 (HVQFN14)**

## 15. Packing information

The ISP1102W (HBCC16 package) is delivered on a Type A carrier tape, see [Figure 14](#). The tape dimensions are given in [Table 15](#).

The reel diameter is 330 mm. The reel is made of polystyrene (PS) and is not designed for use in baking process.

The cumulative tolerance of 10 successive sprocket holes is  $\pm 0.02$  mm. The camber must not exceed 1 mm in 100 mm.




Fig 14. Carrier tape dimensions

Table 15. Type A carrier tape dimensions for the ISP1102W

Dimension	Value	Unit
A0	3.3	mm
B0	3.3	mm
K0	1.1	mm
P1	8.0	mm
W	12.0 $\pm$ 0.3	mm

## 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

## 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

## 16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 15](#)) than a SnPb process, thus reducing the process window

- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 16](#) and [17](#)

**Table 16. SnPb eutectic process (from J-STD-020C)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 17. Lead-free process (from J-STD-020C)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm³)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 15](#).



**Fig 15. Temperature profiles for large and small components**

For further information on temperature profiles, refer to Application Note *AN10365* “Surface mount reflow soldering description”.

## 17. Abbreviations

**Table 18. Abbreviations**

Acronym	Description
ASIC	Application-Specific Integrated Circuit
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
SE0	Single-Ended Zero
USB	Universal Serial Bus

## 18. Revision history

**Table 19. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
ISP1102_6	20090119	Product data sheet	-	ISP1102_5
Modifications:	<ul style="list-style-type: none"><li>Globally changed NXP Semiconductors and NXP to ST-NXP Wireless. Also updated the legal text.</li><li><a href="#">Table 1 “Ordering information”</a>: added <a href="#">Table note [1]</a>.</li></ul>			
ISP1102_5	20071211	Product data sheet	-	ISP1102_4
ISP1102_4	20060703	Product data sheet	-	ISP1102-03
ISP1102-03 (9397 750 11228)	20030902	Product data	-	ISP1102-02
ISP1102-02 (9397 750 10397)	20030106	Product data	-	ISP1102-01
ISP1102-01	20000524	Objective data	-	-

## 19. Tables

Table 1.	Ordering information	2
Table 2.	Pin description	3
Table 3.	Function selection	5
Table 4.	Driving function using differential input data interface (pin $\overline{OE}$ = LOW)	5
Table 5.	Receiving function (pin $\overline{OE}$ = HIGH)	5
Table 6.	Pin states in sharing mode	6
Table 7.	Power supply configuration overview	6
Table 8.	Power supply input options	7
Table 9.	Limiting values	9
Table 10.	Recommended operating conditions	9
Table 11.	Static characteristics: supply pins	9
Table 12.	Static characteristics: digital pins	10
Table 13.	Static characteristics: analog I/O pins DP and DM	11
Table 14.	Dynamic characteristics: analog I/O pins DP and DM	12
Table 15.	Type A carrier tape dimensions for the ISP1102W	18
Table 16.	SnPb eutectic process (from J-STD-020C)	20
Table 17.	Lead-free process (from J-STD-020C)	20
Table 18.	Abbreviations	21
Table 19.	Revision history	21

## 20. Figures

Fig 1.	Block diagram	2
Fig 2.	Pin configuration HBCC16 (top view)	3
Fig 3.	Pin configuration HVQFN14 (top view)	3
Fig 4.	Human body ESD test model	8
Fig 5.	Rise time and fall time	14
Fig 6.	Timing of $\overline{\text{VPO}}$ and $\text{VMO}$ to DP and DM	14
Fig 7.	Timing of $\overline{\text{OE}}$ to DP and DM	14
Fig 8.	Timing of DP and DM to RCV, VP/VPO and VM/VMO	14
Fig 9.	Load on pins DP and DM.	15
Fig 10.	Load on pins DP and DM for enable time and disable time	15
Fig 11.	Load on pins VM/VMO, VP/VPO and RCV	15
Fig 12.	Package outline SOT639-2 (HBCC16)	16
Fig 13.	Package outline SOT773-1 (HVQFN14)	17
Fig 14.	Carrier tape dimensions.	18
Fig 15.	Temperature profiles for large and small components	20

## 21. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>
<b>3</b>	<b>Applications</b> . . . . .	<b>2</b>
<b>4</b>	<b>Ordering information</b> . . . . .	<b>2</b>
<b>5</b>	<b>Block diagram</b> . . . . .	<b>2</b>
<b>6</b>	<b>Pinning information</b> . . . . .	<b>3</b>
6.1	Pinning . . . . .	3
6.2	Pin description . . . . .	3
<b>7</b>	<b>Functional description</b> . . . . .	<b>5</b>
7.1	Function selection . . . . .	5
7.2	Operating functions . . . . .	5
7.3	Power supply configurations . . . . .	5
7.4	Power supply input options . . . . .	7
<b>8</b>	<b>ElectroStatic Discharge (ESD)</b> . . . . .	<b>8</b>
8.1	ESD protection . . . . .	8
8.2	ESD test conditions . . . . .	8
<b>9</b>	<b>Limiting values</b> . . . . .	<b>9</b>
<b>10</b>	<b>Recommended operating conditions</b> . . . . .	<b>9</b>
<b>11</b>	<b>Static characteristics</b> . . . . .	<b>9</b>
<b>12</b>	<b>Dynamic characteristics</b> . . . . .	<b>12</b>
<b>13</b>	<b>Test information</b> . . . . .	<b>15</b>
<b>14</b>	<b>Package outline</b> . . . . .	<b>16</b>
<b>15</b>	<b>Packing information</b> . . . . .	<b>18</b>
<b>16</b>	<b>Soldering of SMD packages</b> . . . . .	<b>18</b>
16.1	Introduction to soldering . . . . .	19
16.2	Wave and reflow soldering . . . . .	19
16.3	Wave soldering . . . . .	19
16.4	Reflow soldering . . . . .	19
<b>17</b>	<b>Abbreviations</b> . . . . .	<b>21</b>
<b>18</b>	<b>Revision history</b> . . . . .	<b>21</b>
<b>19</b>	<b>Tables</b> . . . . .	<b>22</b>
<b>20</b>	<b>Figures</b> . . . . .	<b>23</b>
<b>21</b>	<b>Contents</b> . . . . .	<b>24</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© ST-NXP Wireless 2009.

All rights reserved.

For more information, please visit: <http://www.stnwireless.com>

Date of release: 19 January 2009  
Document identifier: ISP1102\_6



**Please Read Carefully:**

Information in this document is provided solely in connection with ST-NXP products. ST-NXP Wireless NV and its subsidiaries ("ST-NXP") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST-NXP products are sold pursuant to ST-NXP's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST-NXP products and services described herein, and ST-NXP assumes no liability whatsoever relating to the choice, selection or use of the ST-NXP products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST-NXP for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST-NXP'S TERMS AND CONDITIONS OF SALE ST-NXP DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST-NXP PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST-NXP REPRESENTATIVE, ST-NXP PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST-NXP PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST-NXP products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST-NXP for the ST-NXP product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST-NXP.

ST-NXP and the ST-NXP logo are trademarks or registered trademarks of ST-NXP in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST-NXP logo is a registered trademark of ST-NXP Wireless. All other names are the property of their respective owners.

© 2009 ST-NXP Wireless - All rights reserved

ST-NXP Wireless group of companies

Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - India - Italy - Japan - Korea - Malaysia - Mexico -  
Netherlands - Singapore - Sweden - Switzerland - Taiwan - United Kingdom - United States of America

[www.stnwireless.com](http://www.stnwireless.com)