



PIN CONFIGURATIONS


48-Pin mini BGA (6mm x 8mm) (Package Code B)



48-Pin mini BGA (6mm x 8mm) 2 CS Option (Package Code B2)



44-Pin mini TSOP (Type II) (Package Code T)



PIN DESCRIPTIONS

A0-A16	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1, CS2	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	NoConnection
VDD	Power
GND	Ground



TRUTH TABLE

						I/O PIN				
Mode	WE	CS1	CS2	ŌĒ	ĽΒ	ŪB	I/00-I/07	I/O8-I/O15	VDD Current	
Not Selected	Х	н	Х	Х	Х	Х	High-Z	High-Z	ISB1, ISB2	
	Х	Х	L	Х	Х	Х	High-Z	High-Z	ISB1, ISB2	
	Х	Х	Х	Х	Н	Н	High-Z	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	Н	L	Х	High-Z	High-Z	lcc	
	Н	L	н	Н	Х	L	High-Z	High-Z	lcc	
Read	Н	L	Н	L	L	Н	Dout	High-Z	lcc	
	Н	L	Н	L	Н	L	High-Z	Dout		
	Н	L	н	L	L	L	DOUT	DOUT		
Write	L	L	Н	Х	L	Н	DIN	High-Z	lcc	
	L	L	Н	Х	Н	L	High-Z	DIN		
	L	L	Н	Х	L	L	DIN	Din		

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.2 to VDD+0.3	V
Тѕтс	Storage Temperature	-65 to +150	C°
Рт	Power Dissipation	1.0	W

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE (VDD)

Range	Ambient Temperature	IS62WV12816ALL	IS62WV12816BLL
Commercial	0°C to +70°C	1.65V - 2.2V	2.5V - 3.6V
Industrial	-40°C to +85°C	1.65V - 2.2V	2.5V - 3.6V



Symbol	Parameter	Test Conditions	VDD	Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = -0.1 mA	1.65-2.2V	1.4		V
		Iон = -1 mA	2.5-3.6V	2.2	_	V
Vol	Output LOW Voltage	lo∟ = 0.1 mA	1.65-2.2V	_	0.2	V
		lo∟ = 2.1 mA	2.5-3.6V	—	0.4	V
Vін	Input HIGH Voltage		1.65-2.2V	1.4	VDD + 0.2	V
			2.5-3.6V	2.2	VDD + 0.3	V
VIL ⁽¹⁾	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
			2.5-3.6V	-0.2	0.8	V
Iц	Input Leakage	$GND \leq V_{\text{IN}} \leq V_{\text{DD}}$		-1	1	μA
Ilo	Output Leakage	$GND \le V$ OUT $\le V$ DD, Out	puts Disabled	-1	1	μA

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Notes:

1. VIL (min.) = -1.0V for pulse width less than 10 ns.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	8	pF
Соит	Input/Output Capacitance	Vout = 0V	10	pF

Note:

1. Tested initially and after any design or process changes that may affect these parameters.



Symbol	Parameter	Test Conditions		Max. 70	Unit
kc	VDD Dynamic Operating	VDD=Max.,	Com.	15	mA
	Supply Current	IOUT=0mA,f=fmax	Ind.	20	
	Operating Supply	VDD=Max.,	Com.	3	mA
	Current	lout=0mA,f=0	Ind.	3	
ISB1	TTL Standby Current	VDD=Max.,	Com.	0.3	mA
	(TTLInputs)	VIN=VIHOrVIL	Ind.	0.3	
		$\overline{CS1} = V_{H}, CS2 = V_{L},$			
		f=1MHz	OR		
	ULB Control	$V_{DD} = Max., V_{IN} = V_{IHC}$ $\overline{CS1} = V_{IL}, f = 0, \overline{UB} = V_{IL}$			
ISB2	CMOS Standby	VDD=Max.,	Com.	5	μA
	Current (CMOS Inputs)	$\overline{\text{CS1}} \ge \text{V}_{\text{DD}} - 0.2\text{V},$	Ind.	10	
		CS2≤0.2V,			
		Vin≥Vdd−0.2V, or			
		$V_{IN} \leq 0.2V, f=0$	OR		
	ULB Control	V⊳D = Max., CS1 = ViN≤0.2V,f=0;UB/L			

IS62WV12816ALL, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

IS62WV12816BLL, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 45	Max. 55	Unit	
	VDD Dynamic Operating	VDD=Max.,	Com.	35	25	mA	
	Supply Current	IOUT=0mA,f=fmax	Ind.	40	30		
			typ. ⁽²⁾	25	20		
lcc1	Operating Supply	VDD=Max.,	Com.	3	3	mA	
	Current	lout=0mA,f=0	Ind.	3	3		
ISB1	TTLStandby Current	VDD=Max.,	Com.	0.3	0.3	mA	
	(TTLInputs)	VIN=VIHOrVIL	Ind.	0.3	0.3		
		$\overline{CS1} = V_{IH}, CS2 = V_{IL},$					
		f=1MHz	OR				
	ULB Control	VDD=Max., VIN=VIHO					
		$\overline{CS1} = V_{IL}, f = 0, \overline{UB} = V_{IL}$	/ін, <u>LB</u> =Vін				
ISB2	CMOS Standby	VDD=Max.,	Com.	10	10	μA	
	Current (CMOS Inputs)	$\overline{\text{CS1}} \ge \text{V}_{\text{DD}} - 0.2\text{V},$	Ind.	10	10	•	
		CS2≤0.2V,	typ. ⁽²⁾	3	3		
		Vin≥Vdd−0.2V, or					
		$V_{\text{IN}}\!\leq\!0.2V, f\!=\!0$	OR				
	ULB Control	V _{DD} = Max., <u>CS1</u> = V _{IN} ≤0.2V,f=0; <u>UB</u> /L					

Note:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25^{\circ}C$ and not 100% tested.



AC TEST CONDITIONS

Parameter	62WV12816ALL (Unit)	62WV12816BLL (Unit)
Input Pulse Level	0.4V to VDD-0.2V	0.4V to VDD-0.3V
Input Rise and Fall Times	5 ns	5ns
Input and Output Timing and Reference Level	VREF	VREF
Output Load	See Figures 1 and 2	See Figures 1 and 2

	1.65-2.2V	2.5V - 3.6V	
R1(Ω)	3070	3070	
R2(Ω)	3150	3150	
VREF	0.9V	1.5V	
Vтм	1.8V	2.8V	

AC TEST LOADS





Figure 1





		45 r	ıs	55 r	ıs	70 r	IS	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t RC	Read Cycle Time	45		55	_	70		ns
taa	Address Access Time	_	45		55	_	70	ns
tона	Output Hold Time	10		10	_	10		ns
tacs1/tacs2	CS1/CS2 Access Time	_	45		55	_	70	ns
t DOE	OE Access Time	_	20		25	_	35	ns
thzoe ⁽²⁾	OE to High-Z Output	_	15		20	_	25	ns
tlzoe ⁽²⁾	OE to Low-Z Output	5		5	_	5		ns
tHZCS1/tHZCS2 ⁽²⁾	CS1/CS2 to High-Z Output	0	15	0	20	0	25	ns
tLZCS1/tLZCS2 ⁽²⁾	CS1/CS2 to Low-Z Output	10	_	10	_	10	_	ns
tва	LB, UB Access Time	_	45		55		70	ns
t HZB	$\overline{\text{LB}}, \overline{\text{UB}}$ to High-Z Output	0	15	0	20	0	25	ns
t LZB	LB, UB to Low-Z Output	0	_	0		0	_	ns

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4 to 1.4V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CS1} = \overline{OE} = V_{IL}$, $CS2 = \overline{WE} = V_{IH}$, \overline{UB} or $\overline{LB} = V_{IL}$)



AC WAVEFORMS

READ CYCLE NO. 2^(1,3) (CS1, CS2, OE, AND UB/LB Controlled)



Notes:

- 1. $\overline{\text{WE}}$ is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CS1}$, \overline{UB} , or $\overline{LB} = V_{IL}$. $CS2=\overline{WE}=V_{IH}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CS1}}$ LOW transition.

WE HIGH to Low-Z Output

ns

Symbol	Parameter	45 Min.	ns Max.	55 Min.	ns Max.	70 - Min.	ns Max.	Unit
twc	Write Cycle Time	45		55	_	70		ns
tscs1/tscs2	CS1/CS2 to Write End	35	_	45	_	60	_	ns
taw	Address Setup Time to Write End	35	_	45	_	60	_	ns
tha	Address Hold from Write End	0	_	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	0	—	ns
tрwв	$\overline{\text{LB}}$, $\overline{\text{UB}}$ Valid to End of Write	35	—	45	—	60	—	ns
t PWE	WE Pulse Width	35	_	40		50	_	ns
t sD	Data Setup to Write End	20	_	25	_	30	_	ns
t HD	Data Hold from Write End	0		0		0		ns
tHZWE ⁽³⁾	WE LOW to High-Z Output		20		20	_	20	ns

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)

Notes:

tLZWE⁽³⁾

Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
 The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but

5

5


The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but
any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the
write.

5

3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.




WRITE CYCLE NO. $1^{(1,2)}$ ($\overline{CS1}$ Controlled, \overline{OE} = HIGH or LOW)



Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CS1, CS2 and WE inputs and at least one of the LB and UB inputs being in the LOW state. 2. WRITE = (CS1) [(LB) = (UB)] (WE).






WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)




WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)






WRITE CYCLE NO. 4 (UB/LB Controlled)




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform	1.0	3.6	V
D R	Data Retention Current	$VDD = 1.0V, \overline{CS1} \ge VDD - 0.2V$	_	10	μA
t SDR	Data Retention Setup Time	See Data Retention Waveform	0	_	ns
t RDR	Recovery Time	See Data Retention Waveform	trc	—	ns

DATA RETENTION WAVEFORM (CS1 Controlled)



DATA RETENTION WAVEFORM (CS2 Controlled)



ORDERING INFORMATION: IS62WV12816ALL (1.65V - 2.2V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
70	IS62WV12816ALL-70T	TSOP (Type II)

Industrial Range: –40°C to +85°C

Speed (ns)	Order Part No.	Package
70	IS62WV12816ALL-70TI	TSOP (Type II)
70	IS62WV12816ALL-70BI	mini BGA (6mm x 8mm)
70	IS62WV12816ALL-70BLI	mini BGA (6mm x 8mm), Lead-free
70	IS62WV12816ALL-70B2I	mini BGA (6mm x 8mm), 2 CS Option

ORDERING INFORMATION: IS62WV12816BLL (2.5V - 3.6V)


Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
45	IS62WV12816BLL-45B	mini BGA (6mm x 8mm)
45	IS62WV12816BLL-45B2	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV12816BLL-55T	TSOP (Type II)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV12816BLL-45TLI	TSOP (Type II), Lead-free
55	IS62WV12816BLL-55TI	TSOP (Type II)
55	IS62WV12816BLL-55TLI	TSOP (Type II), Lead-free
55	IS62WV12816BLL-55BI	mini BGA (6mm x 8mm)
55	IS62WV12816BLL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV12816BLL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV12816BLL-55B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

IS62WV12816ALL, IS62WV12816BLL



16



