Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics	1	1			
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	30			V
$\Delta BV_{DSS} \over \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		25		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			10	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1	2	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		- 5.6		mV/°C
R _{DS(on)}	Static Drain–Source On Resistance	$V_{GS} = 10 \text{ V}, \qquad I_D = 12.5 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \qquad I_D = 11 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 12.5 \text{ A}, T_J = 125^{\circ}\text{C}$		7.4 9.5 9	9 12 16	mΩ
g _{FS}	Forward Transconductance	V _{DS} = 10 V, I _D = 12.5 A		48.4		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1444		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		342		pF
C _{rss}	Reverse Transfer Capacitance			135		pF
R _G	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz		1.25		Ω
Switchir	ng Characteristics (Note 2)					
t _{d(on)}	Turn–On Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$		10	20	ns
t _r	Turn-On Rise Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		3.8	7.6	ns
$t_{d(off)}$	Turn-Off Delay Time			26	42	ns
t _f	Turn–Off Fall Time			13	23	ns
Q _g	Total Gate Charge	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 12.5 \text{ A},$		14	20	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 5 V		4		nC
Q_{gd}	Gate-Drain Charge			5		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source	<u> </u>			1.5	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 1.5 \text{ A} \text{(Note 2)}$		0.73	1.2	V
t _{rr}	Diode Reverse Recovery Time	I _F = 12.5 A,		25		nS
Q _{rr}	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$		15		nC

Notes: 1. $R_{\theta,JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.




a) 60°C/W when mounted on a 1in² pad of 2 oz copper



b) 111°C/W when mounted on a minimum pad of 2 oz copper


Scale 1 : 1 on letter size paper 2. Pulse Test: Pulse Width < $300\mu s$, Duty Cycle < 2.0%


Typical Characteristics



2.4 VORWALIZED PROBLEM 1.8 VORMALIZED VORMAL

Figure 1. On-Region Characteristics.









Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.









Figure 11. Transient Thermal Response Curve.


Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

Dimensional Outline and Pad Layout











BOTTOM VIEW OPTION 03





NOTES: UNLESS OTHERWISE SPECIFIED

- NO PACKAGE STANDARD REFERENCE AS OF MARCH, 2001. ALL DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS DO NOT INCLUDE MOLD FLASH AND CUTTING BURRS.

LEAD TIP BURR:
HORIZONTAL: 0.20 mm MAX
VERTICAL UP: 0.20 mm MAX
VERTICAL DOWN: 0.05 mm MAX

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT Quiet Series™	ISOPLANAR™	POP^{TM}	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPS™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET®	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS^{TM}	SyncFET™
EcoSPARK™	GTO™ .	MSX TM	QT Optoelectronics™	TinyLogic [®]
E ² CMOS TM	HiSeC™	MSXPro™	Quiet Series™	TINYOPTO™
EnSigna™	I ² C TM	OCX^{TM}	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the boar	d. Around the world.™	OPTOLOGIC®	SILENT SWITCHER®	UltraFET®
The Power Fran		OPTOPLANAR™	SMART START™	VCX TM
Programmable A		PACMAN™	SPM™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I8