

Contents

Selection Guide	3	Ordering Information	12
Pin Configurations	3	Ordering Code Definitions	12
Maximum Ratings	4	Package Diagrams	13
Operating Range	4	Acronyms	17
Electrical Characteristics	4	Document Conventions	17
Capacitance	5	Units of Measure	17
Thermal Resistance	5	Document History Page	18
AC Test Loads and Waveforms	5	Sales, Solutions, and Legal Information	19
Data Retention Characteristics	6	Worldwide Sales and Design Support	19
Data Retention Waveform	6	Products	19
Switching Characteristics	7	PSoC® Solutions	19
Switching Waveforms	8	Cypress Developer Community	19
Truth Table	11	Technical Support	19

Selection Guide

Description	-10 (Industrial)	Unit
Maximum Access Time	10	ns
Maximum Operating Current	60	mA
Maximum Standby Current	3	mA

Pin Configurations

Figure 1. 48-ball VFBGA pinout (Top View) ^[1]





Figure 2. 32-pin SOJ / TSOP II pinout (Top View)



Note

1. NC pins are not connected on the die.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature -65 °C to +150 °C

Ambient Temperature with
Power Applied -55 °C to +125 °C

Supply Voltage on
 V_{CC} to Relative GND ^[2] -0.3 V to +4.6 V

DC Voltage Applied to Outputs
in High Z State ^[2] -0.3 V to $V_{CC} + 0.3$ V

DC Input Voltage ^[2] -0.3 V to $V_{CC} + 0.3$ V

Current into Outputs (LOW) 20 mA

Static Discharge Voltage
(per MIL-STD-883, Method 3015) > 2001 V

Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature	V_{CC}	Speed
Industrial	-40 °C to +85 °C	3.3 V ± 0.3 V	10 ns

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		-10 (Industrial)		Unit
				Min	Max	
V _{OH}	Output HIGH voltage	Min V _{CC} , I _{OH} = −4.0 mA		2.4	–	V
V _{OL}	Output LOW voltage	Min V _{CC} , I _{OL} = 8.0 mA		–	0.4	V
V _{IH}	Input HIGH voltage			2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW voltage ^[2]			−0.3	0.8	V
I _{IX}	Input leakage current	GND ≤ V _{IN} ≤ V _{CC}		−1	+1	μA
I _{OZ}	Output leakage current	GND ≤ V _{IN} ≤ V _{CC} , output disabled		−1	+1	μA
I _{CC}	V _{CC} operating supply current	V _{CC} = Max, I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}	100 MHz	–	60	mA
			83 MHz	–	55	mA
			66 MHz	–	45	mA
			40 MHz	–	30	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	Max V _{CC} , $\overline{CE} \geq V_{IH}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}		–	10	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	Max V _{CC} , $\overline{CE} \geq V_{CC} - 0.3$ V, V _{IN} ≥ V _{CC} − 0.3 V or V _{IN} ≤ 0.3 V, f = 0		–	3	mA

Note

2. $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = $V_{CC} + 1$ V for pulse durations of less than 5 ns.

Capacitance


Parameter ^[3]	Description	Test Conditions	Max	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = 3.3\text{ V}$	8	pF
C_{OUT}	Output Capacitance		8	pF

Thermal Resistance

Parameter ^[3]	Description	Test Conditions	32-pin SOJ	32-pin TSOP II	48-ball VFBGA	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3×4.5 inch, four-layer printed circuit board	56.29	62.22	36	$^\circ\text{C/W}$
Θ_{JC}	Thermal Resistance (Junction to Case)		38.14	21.43	9	$^\circ\text{C/W}$

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms ^[4]



Notes

- Tested initially and after any design or process changes that may affect these parameters.
- AC characteristics (except High Z) are tested using the load conditions shown in Figure 3 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 3 (c).


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V_{CC} for data retention		2.0	–	V
I_{CCDR}	Data retention current	$V_{CC} = V_{DR} = 2.0\text{ V}$, $\overline{CE} \geq V_{CC} - 0.3\text{ V}$, $V_{IN} \geq V_{CC} - 0.3\text{ V}$ or $V_{IN} \leq 0.3\text{ V}$	–	3	mA
$t_{CDR}^{[5]}$	Chip deselect to data retention time		0	–	ns
$t_R^{[6]}$	Operation recovery time		t_{RC}	–	ns

Data Retention Waveform

Figure 4. Data Retention Waveform



Notes

- Tested initially and after any design or process changes that may affect these parameters.
- Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 50\text{ }\mu\text{s}$ or stable at $V_{CC(min.)} \geq 50\text{ }\mu\text{s}$.

Switching Characteristics

Over the Operating Range

Parameter ^[7]	Description	-10 (Industrial)		Unit
		Min	Max	
Read Cycle				
t _{power} ^[8]	V _{CC} (typical) to the first access	100	—	μs
t _{RC}	Read cycle time	10	—	ns
t _{AA}	Address to data valid	—	10	ns
t _{OHA}	Data hold from address change	3	—	ns
t _{ACE}	$\overline{\text{CE}}$ LOW to data valid	—	10	ns
t _{DOE}	$\overline{\text{OE}}$ LOW to data valid	—	5	ns
t _{LZOE}	$\overline{\text{OE}}$ LOW to low Z ^[9]	0	—	ns
t _{HZOE}	$\overline{\text{OE}}$ HIGH to high Z ^[9, 10]	—	5	ns
t _{LZCE}	$\overline{\text{CE}}$ LOW to low Z ^[9]	3	—	ns
t _{HZCE}	$\overline{\text{CE}}$ HIGH to high Z ^[9, 10]	—	5	ns
t _{PU} ^[11]	$\overline{\text{CE}}$ LOW to power-up	0	—	ns
t _{PD} ^[11]	$\overline{\text{CE}}$ HIGH to power-down	—	10	ns
Write Cycle ^[12, 13]				
t _{WC}	Write cycle time	10	—	ns
t _{SCE}	$\overline{\text{CE}}$ LOW to write end	8	—	ns
t _{AW}	Address set-up to write end	8	—	ns
t _{HA}	Address hold from write end	0	—	ns
t _{SA}	Address set-up to write start	0	—	ns
t _{PWE}	$\overline{\text{WE}}$ pulse width	7	—	ns
t _{SD}	Data set-up to write end	5	—	ns
t _{HD}	Data hold from write end	0	—	ns
t _{LZWE}	$\overline{\text{WE}}$ HIGH to low Z ^[9]	3	—	ns
t _{HZWE}	$\overline{\text{WE}}$ LOW to high Z ^[9, 10]	—	5	ns

Notes

7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
8. t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.
9. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
10. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in Figure 3 on page 5 (c). Transition is measured when the outputs enter a high impedance state.
11. This parameter is guaranteed by design and is not tested.
12. The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
13. The minimum write cycle time for Write Cycle no. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .

Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [14, 15]





Figure 6. Read Cycle No. 2 (\overline{OE} Controlled) [15, 16]



Notes

- 14. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 15. WE is HIGH for Read cycle.
- 16. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [17, 18]





Figure 8. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write) [17, 18]




Notes

17. Data I/O is high impedance if $\overline{\text{OE}} = V_{\text{IH}}$.
18. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.
19. During this period the I/Os are in the output state and input signals should not be applied.

Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) [20, 21]



Notes

20. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.
21. The minimum write cycle time for Write Cycle no. 3 (\overline{WE} controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} .
22. During this period the I/Os are in the output state and input signals should not be applied.

Truth Table


$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O ₀ –I/O ₇	Mode	Power
H	X	X	High Z	Power-Down	Standby (I _{SB})
L	L	H	Data Out	Read	Active (I _{CC})
L	X	L	Data In	Write	Active (I _{CC})
L	H	H	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1018DV33-10VXI	51-85041	32-pin (300-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1019DV33-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-free)	
	CY7C1019DV33-10ZSXI	51-85095	32-pin TSOP Type II (Pb-free)	
	CY7C1019DV33-10BVXI	51-85150	48-ball VFBGA (Pb-free)	


Please contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions



Package Diagrams


Figure 10. 32-pin SOJ (400 Mils) V32.4 (Molded SOJ V33) Package Outline, 51-85033




51-85033 *E

Package Diagrams (continued)

Figure 11. 32-pin SOJ (300 Mils) V32.3 (Catalog 32.3 Molded SOJ) Package Outline, 51-85041




DIMENSIONS IN INCHES MIN.
MAX.
LEAD COPLANARITY 0.004 MAX.



51-85041 Rev. *C

Package Diagrams (continued)


Figure 12. 32-pin TSOP II (20.95 × 11.76 × 1.0 mm) ZS32 Package Outline, 51-85095



51-85095 *B

Package Diagrams (continued)

Figure 13. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H

Acronyms

Acronym	Description
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
SOJ	Small Outline J-lead
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
VFBGA	Very Fine-Pitch Ball Grid Array
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
$^{\circ}\text{C}$	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C1018DV33/CY7C1019DV33, 1-Mbit (128 K × 8) Static RAM Document Number: 38-05481				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233750	See ECN	RKF	DC parameters modified as per EROS (Spec # 01-02165 Rev *A) Pb-free Offering in Ordering Information
*B	262950	See ECN	RKF	Added Data Retention Characteristics table Added T _{power} Spec in Switching Characteristics table Shaded Ordering Information
*C	307598	See ECN	RKF	Reduced Speed bins to -8 and -10 ns
*D	520652	See ECN	VKN	Changed status from Preliminary to Final Removed Commercial Operating range Removed 8 ns speed bin Added I _{CC} values for the frequencies 83 MHz, 66 MHz and 40 MHz Added 48-ball VFBGA package Updated Thermal Resistance table Updated Ordering Information table Changed Overshoot spec from V _{CC} + 2 V to V _{CC} + 1 V in footnote #3
*E	3110052	12/14/2010	AJU	Added Ordering Code Definitions . Updated Package Diagrams .
*F	3416342	10/20/2011	TAVA	Updated Functional Description (Removed the Note "For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com ." and its reference in Functional Description). Updated Electrical Characteristics . Updated Switching Waveforms . Updated Package Diagrams . Added Acronyms and Units of Measure . Updated in new template.
*G	4324792	03/28/2014	VINI	Added CY7C1018DV33 related information across the document. Updated Ordering Information (Updated part numbers). Updated Package Diagrams : spec 51-85033 – Changed revision from *D to *E. spec 51-85150 – Changed revision from *G to *H. Updated in new template.
*H	4531367	10/10/2014	NILE	Corrected the package diagram reference for CY7C1018DV33 in Ordering Information (Updated part numbers). Added 51-85041: 32-pin (300 Mil) Molded SOJ in Package Diagrams :

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

[psoc.cypress.com/solutions](#)
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.