

Table of Contents

1.	System Overview	15
	1.1. CIP-51 [™] Microcontroller Core	18
	1.1.1. Fully 8051 Compatible	
	1.1.2. Improved Throughput	18
	1.1.3. Additional Features	18
	1.2. On-Chip Memory	
	1.3. Universal Serial Bus Controller	
	1.4. Voltage Regulator	21
	1.5. On-Chip Debug Circuitry	21
	1.6. Programmable Digital I/O and Crossbar	22
	1.7. Serial Ports	
	1.8. Programmable Counter Array	
	1.9. 10-Bit Analog to Digital Converter	
_	1.10.Comparators	25
2.	Absolute Maximum Ratings	27
3.	Global Electrical Characteristics	
4.	Pinout and Package Definitions	
5.	10-Bit ADC (ADC0)	
	5.1. Analog Multiplexer	
	5.2. Temperature Sensor	
	5.3. Modes of Operation	
	5.3.1. Starting a Conversion	
	5.3.2. Tracking Modes	
	5.3.3. Settling Time Requirements	
	5.4. Programmable Window Detector	
	5.4.1. Window Detector In Single-Ended Mode	
~	5.4.2. Window Detector In Differential Mode	
	Voltage Reference	
7.		
ō.	Voltage Regulator (REG0)	
	8.1. Regulator Mode Selection8.2. VBUS Detection	
0	CIP-51 Microcontroller	
9.	9.1. Instruction Set	
	9.1.1. Instruction and CPU Timing	
	9.1.2. MOVX Instruction and Program Memory	
	9.2. Memory Organization	
	9.2.1. Program Memory	
	9.2.2. Data Memory	
	9.2.2. Data Memory 9.2.3. General Purpose Registers	
	9.2.4. Bit Addressable Locations	78
	9.2.4. Dit Addressable Locations	
	9.2.6. Special Function Registers	
		13



9.2.7. Register Descriptions	83
9.3. Interrupt Handler	
9.3.1. MCU Interrupt Sources and Vectors	87
9.3.2. External Interrupts	88
9.3.3. Interrupt Priorities	88
9.3.4. Interrupt Latency	89
9.3.5. Interrupt Register Descriptions	90
9.4. Power Management Modes	
9.4.1. Idle Mode	
9.4.2. Stop Mode	
10. Reset Sources	
10.1.Power-On Reset	
10.2.Power-Fail Reset / VDD Monitor	
10.3.External Reset	
10.4.Missing Clock Detector Reset	
10.5.Comparator0 Reset	
10.6.PCA Watchdog Timer Reset	
10.7.Flash Error Reset	
10.8.Software Reset	
10.9.USB Reset	
11. Flash Memory	
11.1.Programming The Flash Memory	
11.1.1.Flash Lock and Key Functions	
11.1.2.Flash Erase Procedure	
11.1.3.Flash Write Procedure	
11.2.Non-volatile Data Storage	
11.3.Security Options	
11.4.Flash Write and Erase Guidelines	110
11.4.1.VDD Maintenance and the VDD Monitor	110
11.4.2.16.4.2 PSWE Maintenance	111
11.4.3.System Clock	111
12. External RAM	114
12.1.Accessing User XRAM	114
12.2.Accessing USB FIFO Space	114
13. Oscillators	
13.1.Programmable Internal Oscillator	
13.1.1.Programming the Internal Oscillator on C8051F320/1 Devices	
13.1.2.Internal Oscillator Suspend Mode	
13.2.External Oscillator Drive Circuit	
13.2.1.Clocking Timers Directly Through the External Oscillator	
13.2.2.External Crystal Example	
13.2.3.External RC Example	
13.2.4.External Capacitor Example	
13.3.4x Clock Multiplier	
13.4.System and USB Clock Selection	123



13.4.1.System Clock Selection	123
13.4.2.USB Clock Selection	123
14. Port Input/Output	
14.1.Priority Crossbar Decoder	
14.2.Port I/O Initialization	130
14.3.General Purpose Port I/O	
15. Universal Serial Bus Controller (USB)	139
15.1.Endpoint Addressing	140
15.2.USB Transceiver	
15.3.USB Register Access	142
15.4.USB Clock Configuration	146
15.5.FIFO Management	
15.5.1.FIFO Split Mode	147
15.5.2.FIFO Double Buffering	
15.5.3.FIFO Access	
15.6.Function Addressing	149
15.7.Function Configuration and Control	149
15.8.Interrupts	
15.9.The Serial Interface Engine	
15.10.Endpoint0	157
15.10.1.Endpoint0 SETUP Transactions	158
15.10.2.Endpoint0 IN Transactions	158
15.10.3.Endpoint0 OUT Transactions	
15.11.Configuring Endpoints1–3	
15.12.Controlling Endpoints1–3 IN	
15.12.1.Endpoints1-3 IN Interrupt or Bulk Mode	
15.12.2.Endpoints1-3 IN Isochronous Mode	
15.13.Controlling Endpoints1–3 OUT	
15.13.1.Endpoints1-3 OUT Interrupt or Bulk Mode	
15.13.2.Endpoints1-3 OUT Isochronous Mode	165
16. SMBus	
16.1.Supporting Documents	170
16.2.SMBus Configuration	170
16.3.SMBus Operation	170
16.3.1.Arbitration	171
16.3.2.Clock Low Extension	171
16.3.3.SCL Low Timeout	171
16.3.4.SCL High (SMBus Free) Timeout	172
16.4.Using the SMBus	172
16.4.1.SMBus Configuration Register	173
16.4.2.SMB0CN Control Register	176
16.4.3.Data Register	
16.5.SMBus Transfer Modes	
16.5.1.Master Transmitter Mode	180
16.5.2.Master Receiver Mode	181



		400
	16.5.3.Slave Receiver Mode	
	16.5.4.Slave Transmitter Mode	
	16.6.SMBus Status Decoding	
	UARTO	
	17.1.Enhanced Baud Rate Generation	
	17.2.Operational Modes	
	17.2.1.8-Bit UART	
	17.2.2.9-Bit UART	
	17.3.Multiprocessor Communications	
	Enhanced Serial Peripheral Interface (SPI0)	
	18.1.Signal Descriptions	
	18.1.1.Master Out, Slave In (MOSI)	
	18.1.2.Master In, Slave Out (MISO)	196
	18.1.3.Serial Clock (SCK)	
	18.1.4.Slave Select (NSS)	196
	18.2.SPI0 Master Mode Operation	197
	18.3.SPI0 Slave Mode Operation	198
	18.4.SPI0 Interrupt Sources	199
	18.5.Serial Clock Timing	199
	18.6.SPI Special Function Registers	202
19.	Timers	209
	19.1.Timer 0 and Timer 1	209
	19.1.1.Mode 0: 13-bit Counter/Timer	209
	19.1.2.Mode 1: 16-bit Counter/Timer	211
	19.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload	211
	19.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	212
	19.2. Timer 2	
	19.2.1.16-bit Timer with Auto-Reload	217
	19.2.2.8-bit Timers with Auto-Reload	
	19.2.3.USB Start-of-Frame Capture	
	19.3.Timer 3	
	19.3.1.16-bit Timer with Auto-Reload	222
	19.3.2.8-bit Timers with Auto-Reload	
	19.3.3.USB Start-of-Frame Capture	224
20.	Programmable Counter Array (PCA0)	
	20.1.PCA Counter/Timer	
	20.2.Capture/Compare Modules	
	20.2.1.Edge-triggered Capture Mode	
	20.2.2.Software Timer (Compare) Mode	
	20.2.3.High Speed Output Mode	
	20.2.4.Frequency Output Mode	
	20.2.5.8-Bit Pulse Width Modulator Mode	
	20.2.6.16-Bit Pulse Width Modulator Mode	
	20.3.Watchdog Timer Mode	
-	20.3.1.Watchdog Timer Operation	



20.3.2.Watchdog Timer Usage 20.4.Register Descriptions for PCA	
21. C2 Interface	
21.1.C2 Interface Registers	-
21.2.C2 Pin Sharing	





List of Figures and Tables

1.	System Overview	
	Table 1.1. Product Selection Guide	16
	Figure 1.1. C8051F320 Block Diagram	16
	Figure 1.2. C8051F321 Block Diagram	17
	Figure 1.3. On-Chip Clock and Reset	19
	Figure 1.4. On-Board Memory Map	20
	Figure 1.5. USB Controller Block Diagram	
	Figure 1.6. Development/In-System Debug Diagram	
	Figure 1.7. Digital Crossbar Diagram	23
	Figure 1.8. PCA Block Diagram	24
	Figure 1.9. PCA Block Diagram	
	Figure 1.10. 10-Bit ADC Block Diagram	25
	Figure 1.11. Comparator0 Block Diagram	26
2.	Absolute Maximum Ratings	
	Table 2.1. Absolute Maximum Ratings	27
3.	Global Electrical Characteristics	
	Table 3.1. Global Electrical Characteristics	
	Table 3.2. Index to Electrical Characteristics Tables	29
4.	Pinout and Package Definitions	
	Table 4.1. Pin Definitions for the C8051F320/1	
	Figure 4.1. LQFP-32 Pinout Diagram (Top View)	
	Figure 4.2. QFN-28 Pinout Diagram (Top View)	36
5.	10-Bit ADC (ADC0)	
	Figure 5.1. ADC0 Functional Block Diagram	
	Figure 5.2. Temperature Sensor Transfer Function	
	Figure 5.3. Temperature Sensor Error with 1-Point Calibration (VREF = 2.40 V)	
	Figure 5.4. 10-Bit ADC Track and Conversion Example Timing	
	Figure 5.5. ADC0 Equivalent Input Circuits	
	Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data	
	Figure 5.7. ADC Window Compare Example: Left-Justified Single-Ended Data	
	Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data	
	Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data	
_	Table 5.1. ADC0 Electrical Characteristics	54
6.	Voltage Reference	
	Figure 6.1. Voltage Reference Functional Block Diagram	
_	Table 6.1. Voltage Reference Electrical Characteristics	56
7.	Comparators	
	Figure 7.1. Comparator0 Functional Block Diagram	
	Figure 7.2. Comparator1 Functional Block Diagram	
	Figure 7.3. Comparator Hysteresis Plot	
~	Table 7.1. Comparator Electrical Characteristics	66
8.	Voltage Regulator (REG0)	



	Finance 2.4. Fortempel Operations for Maltered Description langet/Operation	~7
	Figure 8.1. External Capacitors for Voltage Regulator Input/Output	
	Table 8.1. Voltage Regulator Electrical Specifications	
	Figure 8.2. REG0 Configuration: USB Bus-Powered	
	Figure 8.3. REG0 Configuration: USB Self-Powered	
	Figure 8.4. REG0 Configuration: USB Self-Powered, Regulator Disabled	
	Figure 8.5. REG0 Configuration: No USB Connection	. 70
9.	CIP-51 Microcontroller	
	Figure 9.1. CIP-51 Block Diagram	. 71
	Table 9.1. CIP-51 Instruction Set Summary	. 73
	Figure 9.2. Memory Map	. 77
	Table 9.2. Special Function Register (SFR) Memory Map	. 79
	Table 9.3. Special Function Registers	
	Table 9.4. Interrupt Summary	
10	Reset Sources	
	Figure 10.1. Reset Sources	. 99
	Figure 10.2. Power-On and VDD Monitor Reset Timing	100
	Table 10.1. Reset Electrical Characteristics	
11	Flash Memory	
	Table 11.1. Flash Electrical Characteristics	107
	Figure 11.1. Flash Program Memory Map and Security Byte	108
	Table 11.2. Flash Security Summary	109
12	External RAM	
	Figure 12.1. External Ram Memory Map	114
	Figure 12.2. XRAM Memory Map Expanded View	115
13	Oscillators	
	Figure 13.1. Oscillator Diagram	116
	Table 13.1. Typical USB Full Speed Clock Settings	123
	Table 13.2. Typical USB Low Speed Clock Settings	
	Table 13.3. Internal Oscillator Electrical Characteristics	
14	.Port Input/Output	
	Figure 14.1. Port I/O Functional Block Diagram	126
	Figure 14.2. Port I/O Cell Block Diagram	127
	Figure 14.3. Crossbar Priority Decoder with No Pins Skipped	
	Figure 14.4. Crossbar Priority Decoder with Crystal Pins Skipped	129
	Table 14.1. Port I/O DC Electrical Characteristics	
15	Universal Serial Bus Controller (USB)	
	Figure 15.1. USB0 Block Diagram	
	Table 15.1. Endpoint Addressing Scheme	140
	Figure 15.2. USB0 Register Access Scheme	142
	Table 15.2. USB0 Controller Registers	144
	Figure 15.3. USB FIFO Allocation	
	Table 15.3. FIFO Configurations	
	Table 15.4. USB Transceiver Electrical Characteristics	168
16	SMBus	
	Figure 16.1. SMBus Block Diagram	169



9

Figure 16.2. Typical SMBus Configuration	170
Figure 16.3. SMBus Transaction	171
Table 16.1. SMBus Clock Source Selection	173
Figure 16.4. Typical SMBus SCL Generation	174
Table 16.2. Minimum SDA Setup and Hold Times	174
Table 16.3. Sources for Hardware Changes to SMB0CN	
Figure 16.5. Typical Master Transmitter Sequence	
Figure 16.6. Typical Master Receiver Sequence	
Figure 16.7. Typical Slave Receiver Sequence	
Figure 16.8. Typical Slave Transmitter Sequence	
Table 16.4. SMBus Status Decoding	
17.UART0	
Figure 17.1. UART0 Block Diagram	
Figure 17.2. UARTO Baud Rate Logic	
Figure 17.3. UART Interconnect Diagram	
Figure 17.4. 8-Bit UART Timing Diagram	
Figure 17.5. 9-Bit UART Timing Diagram	
Figure 17.6. UART Multi-Processor Mode Interconnect Diagram	
Table 17.1. Timer Settings for Standard Baud Rates Using The Inte	
194	
18. Enhanced Serial Peripheral Interface (SPI0)	
Figure 18.1. SPI Block Diagram	195
Figure 18.2. Multiple-Master Mode Connection Diagram	
Figure 18.3. 3-Wire Single Master and Slave Mode Connection Diagram	
Figure 18.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Comection Diag	
198	Inection Diagram
Figure 18.5. Master Mode Data/Clock Timing	200
Figure 18.6. Slave Mode Data/Clock Timing (CKPHA = 0)	
Figure 18.7. Slave Mode Data/Clock Timing (CKPHA = 0)	
Figure 18.8. SPI Master Timing (CKPHA = 0)	
Figure 18.9. SPI Master Timing (CKPHA = 0)	
Figure 18.10. SPI Slave Timing (CKPHA = 0)	
Figure 18.11. SPI Slave Timing (CKPHA = 1)	
Table 18.1. SPI Slave Timing Parameters	
19. Timers	010
Figure 19.1. TO Mode 0 Block Diagram	
Figure 19.2. T0 Mode 2 Block Diagram	
Figure 19.3. T0 Mode 3 Block Diagram	
Figure 19.4. Timer 2 16-Bit Mode Block Diagram	
Figure 19.5. Timer 2 8-Bit Mode Block Diagram	
Figure 19.6. Timer 2 SOF Capture Mode (T2SPLIT = '0')	
Figure 19.7. Timer 2 SOF Capture Mode (T2SPLIT = '1')	
Figure 19.8. Timer 3 16-Bit Mode Block Diagram	
Figure 19.9. Timer 3 8-Bit Mode Block Diagram	
Figure 19.10. Timer 3 SOF Capture Mode (T3SPLIT = '0')	



Figure 19.11. Timer 3 SOF Capture Mode (T3SPLIT = '1') 20. Programmable Counter Array (PCA0)	224
Figure 20.1. PCA Block Diagram	227
Table 20.1. PCA Timebase Input Options	228
Figure 20.2. PCA Counter/Timer Block Diagram	
Table 20.2. PCA0CPM Register Settings for PCA Capture/Compare Modules	229
Figure 20.3. PCA Interrupt Block Diagram	230
Figure 20.4. PCA Capture Mode Diagram	
Figure 20.5. PCA Software Timer Mode Diagram	232
Figure 20.6. PCA High Speed Output Mode Diagram	233
Figure 20.7. PCA Frequency Output Mode	234
Figure 20.8. PCA 8-Bit PWM Mode Diagram	
Figure 20.9. PCA 16-Bit PWM Mode	236
Figure 20.10. PCA Module 4 with Watchdog Timer Enabled	237
Table 20.3. Watchdog Timer Timeout Intervals ¹	239
21.C2 Interface	
Figure 21.1. Typical C2 Pin Sharing	247



List of Registers

	Definition 5.1. AMX0P: AMUX0 Positive Channel Select	
SFR	Definition 5.2. AMX0N: AMUX0 Negative Channel Select	. 47
SFR	Definition 5.3. ADC0CF: ADC0 Configuration	. 48
SFR	Definition 5.4. ADC0H: ADC0 Data Word MSB	. 48
SFR	Definition 5.5. ADC0L: ADC0 Data Word LSB	. 48
	Definition 5.6. ADC0CN: ADC0 Control	
	Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte	
SFR	Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte	. 50
SFR	Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte	. 51
SFR	Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte	. 51
SFR	Definition 6.1. REF0CN: Reference Control	. 56
SFR	Definition 7.1. CPT0CN: Comparator0 Control	. 60
SFR	Definition 7.2. CPT0MX: Comparator0 MUX Selection	. 61
SFR	Definition 7.3. CPT0MD: Comparator0 Mode Selection	. 62
	Definition 7.4. CPT1CN: Comparator1 Control	
SFR	Definition 7.5. CPT1MX: Comparator1 MUX Selection	. 64
SFR	Definition 7.6. CPT1MD: Comparator1 Mode Selection	. 65
SFR	Definition 8.1. REG0CN: Voltage Regulator Control	. 70
	Definition 9.1. DPL: Data Pointer Low Byte	
SFR	Definition 9.2. DPH: Data Pointer High Byte	. 84
SFR	Definition 9.3. SP: Stack Pointer	. 84
SFR	Definition 9.4. PSW: Program Status Word	. 85
SFR	Definition 9.5. ACC: Accumulator	. 86
SFR	Definition 9.6. B: B Register	. 86
SFR	Definition 9.7. IE: Interrupt Enable	. 91
	Definition 9.8. IP: Interrupt Priority	
	Definition 9.9. EIE1: Extended Interrupt Enable 1	
	Definition 9.10. EIP1: Extended Interrupt Priority 1	
SFR	Definition 9.11. EIE2: Extended Interrupt Enable 2	. 95
SFR	Definition 9.12. EIP2: Extended Interrupt Priority 2	. 95
	Definition 9.13. IT01CF: INT0/INT1 Configuration	
	Definition 9.14. PCON: Power Control	
SFR	Definition 10.1. VDM0CN: VDD Monitor Control	101
	Definition 10.2. RSTSRC: Reset Source	
SFR	Definition 11.1. PSCTL: Program Store R/W Control	112
SFR	Definition 11.2. FLKEY: Flash Lock and Key	112
	Definition 11.3. FLSCL: Flash Scale	
SFR	Definition 12.1. EMI0CN: External Memory Interface Control	115
	Definition 13.1. OSCICN: Internal Oscillator Control	
	Definition 13.2. OSCICL: Internal Oscillator Calibration	
SFR	Definition 13.3. OSCXCN: External Oscillator Control	121
SFR	Definition 13.4. CLKMUL: Clock Multiplier Control	122
SFR	Definition 13.5. CLKSEL: Clock Select	124



SFR Definition 14.1. XBR0: Port I/O Crossbar Register 0	131
SFR Definition 14.2. XBR1: Port I/O Crossbar Register 1	132
SFR Definition 14.3. P0: Port0 Register	
SFR Definition 14.4. P0MDIN: Port0 Input Mode Register	133
SFR Definition 14.5. P0MDOUT: Port0 Output Mode Register	133
SFR Definition 14.6. P0SKIP: Port0 Skip Register	134
SFR Definition 14.7. P1: Port1 Register	
SFR Definition 14.8. P1MDIN: Port1 Input Mode Register	134
SFR Definition 14.9. P1MDOUT: Port1 Output Mode Register	
SFR Definition 14.10. P1SKIP: Port1 Skip Register	
SFR Definition 14.11. P2: Port2 Register	135
SFR Definition 14.12. P2MDIN: Port2 Input Mode Register	136
SFR Definition 14.13. P2MDOUT: Port2 Output Mode Register	
SFR Definition 14.14. P2SKIP: Port2 Skip Register	
SFR Definition 14.15. P3: Port3 Register	
SFR Definition 14.16. P3MDIN: Port3 Input Mode Register	137
SFR Definition 14.17. P3MDOUT: Port3 Output Mode Register	
SFR Definition 15.1. USB0XCN: USB0 Transceiver Control	
SFR Definition 15.2. USB0ADR: USB0 Indirect Address	143
SFR Definition 15.3. USB0DAT: USB0 Data	
USB Register Definition 15.4. INDEX: USB0 Endpoint Index	
USB Register Definition 15.5. CLKREC: Clock Recovery Control	146
USB Register Definition 15.6. FIFOn: USB0 Endpoint FIFO Access	
USB Register Definition 15.7. FADDR: USB0 Function Address	
USB Register Definition 15.8. POWER: USB0 Power	
USB Register Definition 15.9. FRAMEL: USB0 Frame Number Low	
USB Register Definition 15.10. FRAMEH: USB0 Frame Number High	
USB Register Definition 15.11. IN1INT: USB0 IN Endpoint Interrupt	
USB Register Definition 15.12. OUT1INT: USB0 Out Endpoint Interrupt	
USB Register Definition 15.13. CMINT: USB0 Common Interrupt	
USB Register Definition 15.14. IN1IE: USB0 IN Endpoint Interrupt Enable	156
USB Register Definition 15.15. OUT1IE: USB0 Out Endpoint Interrupt Enable	
USB Register Definition 15.16. CMIE: USB0 Common Interrupt Enable	
USB Register Definition 15.17. E0CSR: USB0 Endpoint0 Control	
USB Register Definition 15.18. E0CNT: USB0 Endpoint 0 Data Count	
USB Register Definition 15.19. EINCSRL: USB0 IN Endpoint Control Low Byte	
USB Register Definition 15.20. EINCSRH: USB0 IN Endpoint Control High Byte	
USB Register Definition 15.21. EOUTCSRL: USB0 OUT Endpoint Control High Byte	
166	
USB Register Definition 15.22. EOUTCSRH: USB0 OUT Endpoint Control Low Byte	
167	
USB Register Definition 15.23. EOUTCNTL: USB0 OUT Endpoint Count Low	167
USB Register Definition 15.24. EOUTCNTH: USB0 OUT Endpoint Count High	
SFR Definition 16.1. SMB0CF: SMBus Clock/Configuration	
SFR Definition 16.2. SMB0CN: SMBus Control	



SFR Definition 16.3. SMB0DAT: SMBus Data	
SFR Definition 17.1. SCON0: Serial Port 0 Control	192
SFR Definition 17.2. SBUF0: Serial (UART0) Port Data Buffer	193
SFR Definition 18.1. SPI0CFG: SPI0 Configuration	
SFR Definition 18.2. SPI0CN: SPI0 Control	
SFR Definition 18.3. SPI0CKR: SPI0 Clock Rate	
SFR Definition 18.4. SPI0DAT: SPI0 Data Register	205
SFR Definition 19.1. TCON: Timer Control	213
SFR Definition 19.2. TMOD: Timer Mode	214
SFR Definition 19.3. CKCON: Clock Control	215
SFR Definition 19.4. TL0: Timer 0 Low Byte	216
SFR Definition 19.5. TL1: Timer 1 Low Byte	216
SFR Definition 19.6. TH0: Timer 0 High Byte	216
SFR Definition 19.7. TH1: Timer 1 High Byte	216
SFR Definition 19.8. TMR2CN: Timer 2 Control	220
SFR Definition 19.9. TMR2RLL: Timer 2 Reload Register Low Byte	
SFR Definition 19.10. TMR2RLH: Timer 2 Reload Register High Byte	221
SFR Definition 19.11. TMR2L: Timer 2 Low Byte	221
SFR Definition 19.12. TMR2H Timer 2 High Byte	
SFR Definition 19.13. TMR3CN: Timer 3 Control	
SFR Definition 19.14. TMR3RLL: Timer 3 Reload Register Low Byte	
SFR Definition 19.15. TMR3RLH: Timer 3 Reload Register High Byte	
SFR Definition 19.16. TMR3L: Timer 3 Low Byte	
SFR Definition 19.17. TMR3H Timer 3 High Byte	
SFR Definition 20.1. PCA0CN: PCA Control	240
SFR Definition 20.2. PCA0MD: PCA Mode	
SFR Definition 20.3. PCA0CPMn: PCA Capture/Compare Mode	
SFR Definition 20.4. PCA0L: PCA Counter/Timer Low Byte	243
SFR Definition 20.5. PCA0H: PCA Counter/Timer High Byte	
SFR Definition 20.6. PCA0CPLn: PCA Capture Module Low Byte	
SFR Definition 20.7. PCA0CPHn: PCA Capture Module High Byte	
C2 Register Definition 21.1. C2ADD: C2 Address	245
C2 Register Definition 21.2. C2 Device ID	
C2 Register Definition 21.3. REVID: C2 Revision ID	
C2 Register Definition 21.4. FPCTL: C2 Flash Programming Control	
C2 Register Definition 21.5. FPDAT: C2 Flash Programming Data	246





1. System Overview

C8051F320/1 devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- Universal Serial Bus (USB) Function Controller with eight flexible endpoint pipes, integrated transceiver, and 1k FIFO RAM
- Supply Voltage Regulator (5-to-3 V)
- True 10-bit 200 ksps 17-channel single-ended/differential ADC with analog multiplexer
- On-chip Voltage Reference and Temperature Sensor
- On-chip Voltage Comparators (2)
- Precision programmable 12 MHz internal oscillator and 4x clock multiplier
- 16 kB of on-chip Flash memory
- 2304 total bytes of on-chip RAM (256 + 1k + 1k USB FIFO)
- SMBus/I²C, Enhanced UART, and Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with five capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, VDD Monitor, and Missing Clock Detector
- 25/21 Port I/O (5 V tolerant)

With on-chip Power-On Reset, VDD monitor, Voltage Regulator, Watchdog Timer, and clock oscillator, C8051F320/1 devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals and may individually shut down any or all peripherals for power savings.


The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 2.7-to-3.6 V operation over the industrial temperature range (-40 to +85 °C). (Note that 3.0-to-3.6 V is required for USB communication.) The Port I/O and /RST pins are tolerant of input signals up to 5 V. C8051F320/1 are available in a 32-pin LQFP or a 28-pin QFN package.



	MIPS (Peak)	Flash Memory	RAM	Calibrated Internal Oscillator	USB	Supply Voltage Regulator	SMBus/l ² C	Enhanced SPI	UART	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	10-bit 200ksps ADC	Temperature Sensor	Voltage Reference	Analog Comparators	Package (lead-free, RoHS-compliant)
C8051F320-GQ	25	16 k	2304	~	\checkmark	\checkmark	~	\checkmark	~	4	\checkmark	25	\checkmark	~	~	2	LQFP-32
C8051F321-GM	25	16 k	2304	~	✓	✓	✓	✓	~	4	✓	21	✓	✓	✓	2	QFN-28

Table 1.1. Product Selection Guide










Figure 1.2. C8051F321 Block Diagram



1.1. CIP-51[™] Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F320/1 family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052, including four 16-bit counter/timers, a full-duplex UART with extended baud rate configuration, an enhanced SPI port, 2304 bytes of on-chip RAM, 128 byte Special Function Register (SFR) address space, and 25/21 I/O pins.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

1.1.3. Additional Features

The C8051F320/1 SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides 16 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Nine reset sources are available: power-on reset circuitry (POR), an on-chip VDD monitor (forces reset when power supply voltage drops below V_{RST} as given in Table 10.1 on page 105), the USB controller (USB bus reset or a VBUS transition), a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an errant Flash read/write protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The internal oscillator is factory calibrated to 12 MHz ±1.5%, and the internal oscillator period may be user programmed in ~0.25% increments. A clock recovery mechanism allows the internal oscillator to be used with the 4x Clock Multiplier as the USB clock source in Full Speed mode; the internal oscillator can also be used as the USB clock source in Low Speed mode. External oscillators may also be used with the 4x Clock Multiplier. An external oscillator drive circuit is also included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. The system clock may be configured to use the internal oscillator, external oscillator, or the Clock Multiplier output divided by 2. If desired, the system clock source may be switched on-the-fly between oscillator sources. An external oscillator can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external clock source, while periodically switching to the internal oscillator as needed.






Figure 1.3. On-Chip Clock and Reset

1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 16 kB of Flash. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. See Figure 1.4 for the MCU system memory map.






Figure 1.4. On-Board Memory Map

1.3. Universal Serial Bus Controller

The Universal Serial Bus Controller (USB0) is a USB 2.0 compliant Full or Low Speed function with integrated transceiver and endpoint FIFO RAM. A total of eight endpoint pipes are available: a bi-directional control endpoint (Endpoint0) and three pairs of IN/OUT endpoints (Endpoints1-3 IN/OUT).

A 1k block of XRAM is used as dedicated USB FIFO space. This FIFO space is distributed among Endpoints0–3; Endpoint1–3 FIFO slots can be configured as IN, OUT, or both IN and OUT (split mode). The maximum FIFO size is 512 bytes (Endpoint3).

USB0 can be operated as a Full or Low Speed function. On-chip 4x Clock Multiplier and clock recovery circuitry allow both Full and Low Speed options to be implemented with the on-chip precision oscillator as the USB clock source. An external oscillator source can also be used with the 4x Clock Multiplier to generate the USB clock. The CPU clock source is independent of the USB clock.



The USB Transceiver is USB 2.0 compliant, and includes on-chip matching and pull-up resistors. The pull-up resistors can be enabled/disabled in software, and will appear on the D+ or D– pin according to the software-selected speed setting (Full or Low Speed).




Figure 1.5. USB Controller Block Diagram

1.4. Voltage Regulator

C8051F320/1 devices include a 5-to-3 V voltage regulator (REG0). When enabled, the REG0 output appears on the VDD pin and can be used to power external devices. REG0 can be enabled/disabled by software.

1.5. On-Chip Debug Circuitry

The C8051F320/1 devices include on-chip Silicon Labs 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the USB, ADC, and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F320DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F320/1 MCUs. The kit includes software with a developer's studio and debugger, 8051 assembler and linker, evaluation 'C' compiler, and a debug adapter. It also has a target application board with the C8051F320 MCU installed, the necessary cables for connection to a PC, and a wall-mount power supply. The development kit contents may also be used to program and debug the device on the production PCB using the appropriate connections for the programming pins.

The Silicon Labs IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to



be socketed. Silicon Labs' debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.




Figure 1.6. Development/In-System Debug Diagram

1.6. Programmable Digital I/O and Crossbar

C8051F320 devices include 25 I/O pins (three byte-wide Ports and one 1-bit-wide Port); C8051F321 devices include 21 I/O pins (two byte-wide Ports, one 4-bit-wide Port, and one 1-bit-wide Port). The C8051F320/1 Ports behave like typical 8051 Ports with a few enhancements. Each Port pin may be configured as an analog input or a digital I/O pin. Pins selected as digital I/Os may additionally be configured for push-pull or open-drain output. The "weak pull-ups" that are fixed on typical 8051 devices may be globally disabled, providing power savings capabilities.

The Digital Crossbar allows mapping of internal digital system resources to Port I/O pins (See Figure 1.7). On-chip counter/timers, serial buses, HW interrupts, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.






Figure 1.7. Digital Crossbar Diagram

1.7. Serial Ports

The C8051F320/1 Family includes an SMBus/I²C interface, a full-duplex UART with enhanced baud rate configuration, and an Enhanced SPI interface. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.

1.8. Programmable Counter Array

An on-chip Programmable Counter/Timer Array (PCA) is included in addition to the four 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with five programmable capture/compare modules. The PCA clock is derived from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflows, an External Clock Input (ECI), the system clock, or the external oscillator clock source divided by 8. The external clock source selection is useful for real-time clock functionality, where the PCA is clocked by an external source while the internal oscillator drives the system clock.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, 8- or 16-bit Pulse Width Modulator, or Frequency Output. Additionally, Capture/Compare Module 4 offers watchdog timer (WDT) capabilities. Following a system reset, Module 4 is configured and enabled in WDT mode. The PCA Capture/Compare Module I/O and External Clock Input may be routed to Port I/O via the Digital Crossbar.






Figure 1.9. PCA Block Diagram

1.9. 10-Bit Analog to Digital Converter

The C8051F320/1 devices include an on-chip 10-bit SAR ADC with a 17-channel differential input multiplexer. With a maximum throughput of 200 ksps, the ADC offers true 10-bit linearity with an INL of ±1LSB. The ADC system includes a configurable analog multiplexer that selects both positive and negative ADC inputs. Ports1-3 are available as ADC inputs; additionally, the on-chip Temperature Sensor output and the power supply voltage (VDD) are available as ADC inputs. User firmware may shut down the ADC to save power.

Conversions can be started in six ways: a software command, an overflow of Timer 0, 1, 2, or 3, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10-bit data word is latched into the ADC data SFRs upon completion of a conversion.

Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in back-ground mode, but not interrupt the controller unless the converted data is within/outside the specified range.






Figure 1.10. 10-Bit ADC Block Diagram

1.10. Comparators

C8051F320/1 devices include two on-chip voltage comparators that are enabled/disabled and configured via user software. Port I/O pins may be configured as comparator inputs via a selection mux. Two comparator outputs may be routed to a Port pin if desired: a latched output and/or an unlatched (asynchronous) output. Comparator response time is programmable, allowing the user to select between high-speed and low-power modes. Positive and negative hysteresis are also configurable.

Comparator interrupts may be generated on rising, falling, or both edges. When in IDLE mode, these interrupts may be used as a "wake-up" source. Comparator0 may also be configured as a reset source. Figure 1.11 shows the Comparator0 block diagram.






Figure 1.11. Comparator0 Block Diagram



2. Absolute Maximum Ratings

Table 2.1. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Max	Units				
Ambient temperature under bias		-55	_	125	°C				
Storage Temperature		-65	_	150	°C				
Voltage on any Port I/O Pin or /RST with respect to GND		-0.3	_	5.8	V				
Voltage on VDD with respect to GND		-0.3	_	4.2	V				
Maximum Total current through VDD and GND		—	_	500	mA				
Maximum output current sunk by /RST or any Port pin		—	_	100	mA				
This is a stress rating only and functional ope indicated in the operation listings of this spec	Port pin								



3. Global Electrical Characteristics

Table 3.1. Global Electrical Characteristics

-40 to +85 °C, 25 MHz system clock unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
Digital Supply Voltage		V _{RST} ^{1,2}	3.0	3.6	V
Digital Supply RAM Data Retention Voltage		-	1.5	—	V
SYSCLK (System Clock) ³		0	—	25	MHz
T _{SYSH} (SYSCLK High Time)		18	_	—	ns
T _{SYSL} (SYSCLK Low Time)		18		—	ns
Specificed Operating Tem- perature Range		-40	_	+85	°C
Digital Supply Current - CPL	J Active (Normal Mode, fetching ins	tructions	from Fla	ash)	1
IDD ⁴	V _{DD} = 3.6 V; F = 25 MHz	—	12.3	13.6	mA
	V _{DD} = 3.3 V, F = 24 MHz	—	10.6	11.5	mA
	V _{DD} = 3.3 V, F = 6 MHz	—	3.2	—	mA
	V _{DD} = 3.3 V, F = 32 kHz	—	38	—	uA
	V _{DD} = 3.0 V, F = 24 MHz	—	9.0	9.8	mA
	V _{DD} = 3.0 V, F = 6 MHz	—	2.7	—	mA
	V _{DD} = 3.0 V, F = 32 kHz	—	32	—	uA
IDD Supply Sensitivity ⁴	F = 24 MHz	—	0.66		%/V
	F = 6 MHz	—	0.63	—	%/V
IDD Frequency Sensitivity ^{4,5}	$V_{DD} = 3.0 \text{ V}, \text{ F} \le 15 \text{ MHz}, \text{ T} = 25 \text{ °C}$	—	0.45	—	mA/MHz
	V _{DD} = 3.0 V, F > 15 MHz, T = 25 °C	—	0.26	—	mA/MHz
	V_{DD} = 3.3 V, F \leq 15 MHz, T = 25 °C	—	0.53	—	mA/MHz
	V _{DD} = 3.3 V, F > 15 MHz, T = 25 °C	—	0.29		mA/MHz
Digital Supply Current - CPL	J and USB Active (USB Transceiver	Enabled	and Cor	nected	to PC)
IDD ⁴	V_{DD} = 3.3 V, F = 24 MHz, Full Speed		16.8	—	mA
	V_{DD} = 3.0 V, F = 24 MHz, Full Speed	—	14.4	—	mA
	V_{DD} = 3.3 V, F = 6 MHz, Low Speed	—	7.2	—	mA
	V_{DD} = 3.0 V, F = 6 MHz, Low Speed	—	6.0		mA
Digital Supply Current - CPL	J Inactive (Idle Mode, not fetching in	struction	s from I	Flash)	
Idle IDD ⁴	V _{DD} = 3.6 V; F = 25 Mhz	—	5.8	6.5	mA
	V _{DD} = 3.3 V, F = 24 MHz	—	5.2	5.9	mA
	V _{DD} = 3.3 V, F = 6 MHz		1.7	—	mA
	V _{DD} = 3.3 V, F = 32 kHz	—	14		uA
	V _{DD} = 3.0 V, F = 24 MHz	—	4.6	5.2	mA
	V _{DD} = 3.0 V, F = 6 MHz		1.5	—	mA
	V _{DD} = 3.0 V, F = 32 kHz	—	11	—	uA



Table 3.1. Global Electrical Characteristics (Continued)

-40 to +85 °C, 25 MHz system clock unless otherwise noted.

Parameter	Conditions	Min	Тур	Мах	Units
Idle IDD Supply Sensitivity ⁴	F = 24 MHz	—	0.47		%/V
	F = 6 MHz	—	0.50	_	%/V
Idle IDD Frequency Sensitivity ^{4,6}	V _{DD} = 3.0 V, F <u><</u> 1 MHz, T = 25 °C	—	0.25	_	mA/MHz
Sensitivity ^{4,6}	V _{DD} = 3.0 V, F > 1 MHz, T = 25 °C	—	0.17	_	mA/MHz
	V _{DD} = 3.3 V, F <u><</u> 1 MHz, T = 25 °C	—	0.29	_	mA/MHz
	V _{DD} = 3.3 V, F > 1 MHz, T = 25 °C	—	0.20	_	mA/MHz
Digital Supply Current (Stop Mode)	Oscillator not running, V _{DD} Monitor disabled		<0.1		μA

Notes:

- 1. Given in Table 10.1, "Reset Electrical Characteristics," on page 105.
- 2. USB requires a minimum supply voltage of 3.0 V.
- 3. SYSCLK must be at least 32 kHz to enable debugging.
- 4. Based on device characterization data; Not production tested.
- 5. IDD can be estimated for frequencies ≤ 15 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate IDD for >15 MHz, the estimate should be the current at 24 MHz minus the difference in current indicated by the frequency sensitivity number. For example: VDD = 3.0 V; F = 20 MHz, IDD = 9.0 mA (24 MHz 20 MHz) x 0.26 mA/MHz = 7.96 mA.
- 6. Idle IDD can be estimated for frequencies ≤ 1 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate Idle IDD for >1 MHz, the estimate should be the current at 24 MHz minus the difference in current indicated by the frequency sensitivity number. For example: VDD = 3.0 V; F = 5 MHz, Idle IDD = 4.6 mA (24 MHz 5 MHz) x 0.17 mA/MHz = 1.37 mA.

Table 3.2. Index to Electrical Characteristics Tables

Peripheral Electrical Characteristics	Page #
ADC0 Electrical Characteristics	<u>54</u>
Voltage Reference Electrical Characteristics	<u>56</u>
Comparator Electrical Characteristics	<u>66</u>
Voltage Regulator Electrical Characteristics	<u>68</u>
Reset Electrical Characteristics	<u>105</u>
Flash Electrical Characteristics	<u>107</u>
Internal Oscillator Electrical Characteristics	<u>125</u>
Port I/O DC Electrical Characteristics	<u>138</u>



4. Pinout and Package Definitions

Table 4.1. Pin Definitions for the C8051F320/1

Nama	Pin Nu	mbers	Turne	Description
Name	'F320	'F321	Туре	Description
			Power In	2.7-3.6 V Power Supply Voltage Input.
VDD	6	6	_	
	Ū	Ū	Power	2.2.1/1/altage Degulater Output, See Section 9
	0	0	Out	3.3 V Voltage Regulator Output. See Section 8.
GND	3	3	D.VO	Ground.
/RST/			D I/O	Device Reset. Open-drain output of internal POR or VDD monitor. An external source can initiate a system reset by
	9	9		driving this pin low for at least 15 μ s. See Section 10.
	Ū	Ū		
C2CK			D I/O	Clock signal for the C2 Debug Interface.
P3.0/			D I/O	Port 3.0. See Section 14 for a complete description.
	10	10		
C2D			D I/O	Bi-directional data signal for the C2 Debug Interface.
REGIN	7	7	Power In	5 V Regulator Input. This pin is the input to the on-chip volt-
				age regulator.
VBUS	8	8	D In	VBUS Sense Input. This pin should be connected to the VBUS signal of a USB network. A 5 V signal on this pin indi-
VD00	0	0		cates a USB network connection.
D+	4	4	D I/O	USB D+.
D-	5	5	D I/O	USB D–.
P0.0	2	2	D I/O	Port 0.0. See Section 14 for a complete description of Port 0.
P0.1	1	1	D I/O	Port 0.1.
P0.2/			D I/O	Port 0.2.
	32	28		
	52	20		External Clock Input. This pin is the external oscillator return
XTAL1			A In	for a crystal or resonator. See Section 13.
P0.3/			D I/O	Port 0.3.
				External Clock Output. This pin is the excitation driver for an
	31	27	A I/O or	external crystal or resonator, or an external clock input for
XTAL2			D In	CMOS, capacitor, or RC oscillator configurations. See Sec-
				tion 13.
P0.4	30	26	D I/O	Port 0.4.
P0.5	29	25	D I/O	Port 0.5.
P0.6/				Port 0.6.
	28	24		ADCO Esternel Constant Start Issuet, Ose Costian E
				ADC0 External Convert Start Input. See Section 5.
P0.7/	27	23	D I/O	Port 0.7.
VREF	21	20	A I/O	External VREF input or output. See Section 6.
	20		D I/O or	
P1.0	26	22	A In	Port 1.0. See Section 14 for a complete description of Port 1.



Neme	Pin Nu	mbers	Turne	Description
Name	'F320	'F321	Туре	Description
P1.1	25	21	D I/O or A In	Port 1.1.
P1.2	24	20	D I/O or A In	Port 1.2.
P1.3	23	19	D I/O or A In	Port 1.3.
P1.4	22	18	D I/O or A In	Port 1.4.
P1.5	21	17	D I/O or A In	Port 1.5.
P1.6	20	16	D I/O or A In	Port 1.6.
P1.7	19	15	D I/O or A In	Port 1.7.
P2.0	18	14	D I/O or A In	Port 2.0. See Section 14 for a complete description of Port 2.
P2.1	17	13	D I/O or A In	Port 2.1.
P2.2	16	12	D I/O or A In	Port 2.2.
P2.3	15	11	D I/O or A In	Port 2.3.
P2.4	14		D I/O or A In	Port 2.4.
P2.5	13		D I/O or A In	Port 2.5.
P2.6	12		D I/O or A In	Port 2.6.
P2.7	11		D I/O or A In	Port 2.7.

Table 4.1. Pin Definitions for the C8051F320/1 (Continued)






Figure 4.1. LQFP-32 Pinout Diagram (Top View)






Figure 4.2. LQFP-32 Package Drawing

Dimension	Min	Nom	Max				
A	—		1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
С	0.09	_	0.20				
D		9.00 BSC.					
D1		7.00 BSC.					
е		0.80 BSC.					
E	9.00 BSC.						
E1	7.00 BSC.						
L	0.45	0.60	0.75				

Table 4.2. LQFP-32 Package Dimensions



Dimension	Min	Nom	Мах
aaa		0.20	
bbb		0.20	
CCC		0.10	
ddd		0.20	
Q	0°	3.5°	7°
lotes:	a ahayya aya in y		
1. All dimension noted.	is snown are in r	nillimeters (mm) un	liess otherw

Table 4.2. LQFP-32 Package Dimensions (Continued)

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

- 3. This drawing conforms to JEDEC outline MS-026, variation BBA.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-

020 specification for Small Body Components.






Figure 4.3. LQFP-32 Recommended PCB Land Pattern

Dimension	Min	Max	Dimension	Min	Max
C1	8.40	8.50	X1	0.40	0.50
C2	8.40	8.50	Y1	1.25	1.35
E	0.	80			

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60μm minimum, all the way around the pad.

Stencil Design

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

Card Assembly

- 7. A No-Clean, Type-3 solder paste is recommended.
- **8.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



C8051F320/1




Figure 4.4. QFN-28 Pinout Diagram (Top View)






Figure 4.5. QFN-28 Package Drawing

Dimension	Min	Тур	Max		Dimension	Min	Тур	Ма
А	0.80	0.90	1.00		L	0.35	0.55	0.6
A1	0.00	0.02	0.05		L1	0.00	—	0.1
A3	0.25 REF				aaa		0.15	
b	0.18	0.23	0.30		bbb	0.10		
D		5.00 BSC.			ddd		0.05	
D2	2.90	3.15	3.35		eee	0.08		
е		0.50 BSC.	•		Z		0.44	
E	5.00 BSC.				Y		0.18	
E2	2.90	3.15	3.35					

Table 4.4. QFN-28 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to the JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, Z, Y, and L which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



C8051F320/1




Figure 4.6. QFN-28 Recommended PCB Land Pattern

Dimension	Min Max					
C1	4.80					
C2	4.8	80				
E	0.50					
X1	0.20	0.30				

Dimension	Min	Max
X2	3.20	3.30
Y1	0.85	0.95
Y2	3.20	3.30

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60μm minimum, all the way around the pad.

Stencil Design

- **5.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.
- **8.** A 3x3 array of 0.90mm openings on a 1.1mm pitch should be used for the center pad to assure the proper paste volume (67% Paste Coverage).

Card Assembly

- **9.** A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



5. 10-Bit ADC (ADC0)

The ADC0 subsystem for the C8051F320/1 consists of two analog multiplexers (referred to collectively as AMUX0) with 17 total input selections, and a 200 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured to measure P1.0-P3.0, the Temperature Sensor output, or VDD with respect to P1.0-P3.0, VREF, or GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.




Figure 5.1. ADC0 Functional Block Diagram



C8051F320/1

5.1. Analog Multiplexer

AMUX0 selects the positive and negative inputs to the ADC. Any of the following may be selected as the positive input: P1.0-P3.0, the on-chip temperature sensor, or the positive power supply (V_{DD}). Any of the following may be selected as the negative input: P1.0-P3.0, VREF, or GND. When GND is selected as the negative input, ADC0 operates in Single-ended Mode; all other times, ADC0 operates in Differential Mode. The ADC0 input channels are selected in the AMX0P and AMX0N registers as described in Figure 5.2 and Figure 5.2.

The conversion code format differs between Single-ended and Differential modes. The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code from the ADC at the completion of each conversion. Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.0). When in Single-ended Mode, conversion codes are represented as 10-bit unsigned integers. Inputs are measured from '0' to VREF x 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADC0H and ADC0L registers are set to '0'.

Input Voltage (Single-Ended)	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
VREF x 1023/1024	0x03FF	0xFFC0
VREF x 512/1024	0x0200	0x8000
VREF x 256/1024	0x0100	0x4000
0	0x0000	0x0000

When in Differential Mode, conversion codes are represented as 10-bit signed 2's complement numbers. Inputs are measured from –VREF to VREF x 511/512. Example codes are shown below for both right-justified and left-justified data. For right-justified data, the unused MSBs of ADC0H are a sign-extension of the data word. For left-justified data, the unused LSBs in the ADC0L register are set to '0'.

Input Voltage (Differential)	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
VREF x 511/512	0x01FF	0x7FC0
VREF x 256/512	0x0100	0x4000
0	0x0000	0x0000
-VREF x 256/512	0xFF00	0xC000
–VREF	0xFE00	0x8000

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to '0' the corresponding bit in register PnMDIN (for n = 0,1,2,3). To force the Crossbar to skip a Port pin, set to '1' the corresponding bit in register PnSKIP (for n = 0,1,2). See Section "14. Port Input/Output" on page 126 for more Port I/O configuration details.



5.2. Temperature Sensor

The temperature sensor transfer function is shown in Figure 5.2. The output voltage (V_{TEMP}) is the positive ADC input when the temperature sensor is selected by bits AMX0P4-0 in register AMX0P. Values for the Offset and Slope parameters can be found in Table 5.1.




Figure 5.2. Temperature Sensor Transfer Function

The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see Table 5.1 for linearity specifications). For absolute temperature measurements, offset and/ or gain calibration is recommended. Typically a 1-point (offset) calibration includes the following steps:

- Step 1. Control/measure the ambient temperature (this temperature must be known).
- Step 2. Power the device, and delay for a few seconds to allow for self-heating.
- Step 3. Perform an ADC conversion with the temperature sensor selected as the positive input and GND selected as the negative input.
- Step 4. Calculate the offset characteristics, and store this value in non-volatile memory for use with subsequent temperature sensor measurements.

Figure 5.3 shows the typical temperature sensor error assuming a 1-point calibration at 25 °C. Note that parameters which affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.



C8051F320/1




Figure 5.3. Temperature Sensor Error with 1-Point Calibration (VREF = 2.40 V)



5.3. Modes of Operation

ADC0 has a maximum conversion speed of 200 ksps. The ADC0 conversion clock is a divided version of the system clock, determined by the AD0SC bits in the ADC0CF register (system clock divided by (AD0SC + 1) for $0 \le AD0SC \le 31$).

5.3.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM2–0) in register ADC0CN. Conversions may be initiated by one of the following:

- 1. Writing a '1' to the AD0BUSY bit of register ADC0CN
- 2. A Timer 0 overflow (i.e., timed continuous conversions)
- 3. A Timer 2 overflow
- 4. A Timer 1 overflow
- 5. A rising edge on the CNVSTR input signal (pin P0.6)
- 6. A Timer 3 overflow

Writing a '1' to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. Note that when Timer 2 or Timer 3 overflows are used as the conversion source, Low Byte overflows are used if Timer 2/3 is in 8-bit mode; High byte overflows are used if Timer 2/3 is in 16-bit mode. See Section "19. Timers" on page 209 for timer configuration.


Important Note About Using CNVSTR: The CNVSTR input pin also functions as Port pin P0.6. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.6 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.6, set to '1' Bit6 in register P0SKIP. See Section "14. Port Input/Output" on page 126 for details on Port I/O configuration.



C8051F320/1

5.3.2. Tracking Modes

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked, except when a conversion is in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR is low; conversion begins on the rising edge of CNVSTR (see Figure 5.4). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX settings are frequently changed, due to the settling time requirements described in Section "5.3.3. Settling Time Requirements" on page 45.



A. ADC0 Timing for External Trigger Source

Figure 5.4. 10-Bit ADC Track and Conversion Example Timing



5.3.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different AMUX0 selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the minimum tracking time requirements.

Figure 5.5 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. When measuring the Temperature Sensor output or VDD with respect to GND, R_{TOTAL} reduces to R_{MUX} . See Table 5.1 for ADC0 minimum settling time requirements.

Equation 5.1. ADC0 Settling Time Requirements


$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (10).








Figure 5.5. ADC0 Equivalent Input Circuits



SFR Definition 5.1. AMX0P: AMUX0 Positive Channel Select

R	R	R	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	AMX0P4	AMX0P3	AMX0P2	AMX0P1	AMX0P0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres
								0xBB
		aad 000	h.\\/vita da	···· / · · · · ·				
	UNUSED. R AMX0P4–0:							
51154-0.				Selection				
	AMX0P	4–0	ADC	0 Positive	Input			
	0000)		P1.0				
	0000	1		P1.1				
	0001)		P1.2				
	0001	1		P1.3				
	00100)		P1.4				
	0010			P1.5				
	00110)		P1.6				
	0011			P1.7				
	0100			P2.0				
	0100			P2.1				
	01010		P2.2					
	0101			P2.3				
	01100			P2.4*				
	01101			P2.5*				
	01110			P2.6*				
	01111			P2.7* P3.0				
	1000							
	10001–1							
	1111(Temp Senso	or			
	11111			VDD				
		nly applies 8051F321 d	on					



SFR Definition 5.2. AMX0N: AMUX0 Negative Channel Select


R	R	R	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	AMX0N4	AMX0N3	AMX0N2	AMX0N1	AMX0N0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xBA
Bits7–5: Bits4–0:	UNUSED. Re AMX0N4–0:		,					
	Note that who mode. For al	en GND is	selected as	the Negati	ve Input, AD	•	•	
	AMX0N	4–0	ADC	0 Negative	Input			
	00000)		P1.0				
	00001			P1.1				
	00010)	P1.2					
	00011		P1.3					
	00100		P1.4					
	00101		P1.5					
	00110			P1.6				
	00111		P1.7					
	01000		P2.0 P2.1					
	01001							
	01010							
	01011			P2.3				
	01100			P2.4*				
	01101			P2.5*				
	01110			P2.6*				
		01111*		P2.7*				
		10000		P3.0 RESERVED				
	10001–11101 11110							
				VREF	ndad Mada	<u> </u>		
	11111 GND (ADC in Single-Ended Mode) *Note: Only applies to C8051F320; selection RESERVED on C8051F321 devices.							




R/W AD0SC Bit7	R/W 4 AD0SC3 Bit6	R/W AD0SC2 Bit5	R/W AD0SC1 Bit4	R/W AD0SC0 Bit3	R/W ADOLJST Bit2	R/W - Bit1	R/W - Bit0	Reset Value 11111000 SFR Address: 0xBC					
Bits7–3:	Bits7–3: AD0SC4–0: ADC0 SAR Conversion Clock Period Bits. SAR Conversion clock is derived from system clock by the following equation, where AD0SC refers to the 5-bit value held in bits AD0SC4-0. SAR Conversion clock requirements are given in Table 5.1. $AD0SC = \frac{SYSCLK}{CLK_{SAR}} - 1$												
Bit2: Bits1–0:	AD0LJST: A 0: Data in AI 1: Data in AI UNUSED. R	DC0H:ADC DC0H:ADC	0L registers 0L registers	s are right-ju s are left-jus									

SFR Definition 5.3. ADC0CF: ADC0 Configuration

SFR Definition 5.4. ADC0H: ADC0 Data Word MSB



SFR Definition 5.5. ADC0L: ADC0 Data Word LSB





SFR Definition 5.6. ADC0CN: ADC0 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0WINT	AD0CM2	AD0CM1	AD0CM0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
						(bi	t addressable	e) 0xE8				
Bit7:	AD0EN: AD0	°0 Enable	Bit									
Ditr.	0: ADC0 Dis			power shute	lown.							
	1: ADC0 Ena			•		versions.						
Bit6:	AD0TM: AD	C0 Track N	lode Bit.									
	0: Normal Tr		When ADC	0 is enabled	d, tracking i	s continuou	s unless a	conversion				
	is in progres		de. Treelde	a Dofined by		O hite /eee	h a law)					
Bit5:	1: Low-powe AD0INT: AD					O DITS (See	below).					
Dito.	0: ADC0 has					ast time AD)INT was o	cleared.				
	1: ADC0 has	•										
Bit4:	AD0BUSY: A	ADC0 Busy	' Bit.									
	Read:											
	0: ADC0 cor		•		on is not cu	rrently in pro	ogress. AL	OINT is set				
	to logic 1 on 1: ADC0 cor	•	•									
	Write:		in progress.									
	0: No Effect.											
	1: Initiates A											
Bit3:	ADOWINT: A		•	•	-	ad aliana this	flogues					
	0: ADC0 Wir 1: ADC0 Wir					ed since this	s flag was	last cleared.				
Bits2–0:	AD0CM2-0:											
	When AD0TM											
	000: ADC0 c					USY.						
	001: ADC0 c 010: ADC0 c											
		011: ADC0 conversion initiated on overflow of Timer 1. 100: ADC0 conversion initiated on rising edge of external CNVSTR.										
	101: ADC0 c	onversion ir										
	11x: Reserved.											
	When AD0TM		n write of '1'		(and lasts ?	SAR clock	s followed	by conver-				
	000: Tracking initiated on write of '1' to AD0BUSY and lasts 3 SAR clocks, followed by conversion.											
	001: Tracking											
	010: Tracking											
	011: Tracking 100: ADC0 tr											
	edge.	acks only w					s on naing	CINCOIN				
	101: Tracking	g initiated or	n overflow of	f Timer 3 and	l lasts 3 SAI	R clocks, foll	owed by co	onversion.				
	11x: Reserve	d.										




5.4. Programmable Window Detector


The ADC Programmable Window Detector continuously compares the ADC0 conversion results to userprogrammed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.

The Window Detector registers must be written with the same format (left/right justified, signed/unsigned) as that of the current ADC configuration (left/right justified, single-ended/differential).

SFR Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte




SFR Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte






SFR Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte



SFR Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte





5.4.1. Window Detector In Single-Ended Mode

Figure 5.6 shows two example window comparisons for right-justified, single-ended data, with ADC0LTH:ADC0LTL = 0x0080 (128d) and ADC0GTH:ADC0GTL = 0x0040 (64d). In single-ended mode, the input voltage can range from '0' to VREF * (1023/1024) with respect to GND, and is represented by a 10-bit unsigned integer value. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0x0040 < ADC0H:ADC0L < 0x0080). In the right example, and AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0x0040 or ADC0H:ADC0L > 0x0080). Figure 5.7 shows an example using left-justified data with equivalent ADC0GT and ADC0LT register settings.





Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data







5.4.2. Window Detector In Differential Mode

Figure 5.8 shows two example window comparisons for right-justified, differential data, with ADC0LTH:ADC0LTL = 0x0040 (+64d) and ADC0GTH:ADC0GTH = 0xFFFF (-1d). In differential mode, the measurable voltage between the input pins is between -VREF and VREF*(511/512). Output codes are represented as 10-bit 2's complement signed integers. In the left example, an ADOWINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0xFFFF (-1d) < ADC0H:ADC0L < 0x0040 (64d)). In the right example, an AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0xFFFF (-1d) or ADC0H:ADC0L > 0x0040 (+64d)). Figure 5.9 shows an example using left-justified data with equivalent ADC0GT and ADC0LT register settings.




Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data




Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data



Table 5.1. ADC0 Electrical Characteristics

 V_{DD} = 3.0 V, VREF = 2.40 V, –40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy		1		1	
Resolution			10		bits
Integral Nonlinearity		—	±0.5	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic	-	±0.5	±1	LSB
Offset Error		-15	0	15	LSB
Full Scale Error		-15	-1	15	LSB
Offset Temperature Coefficient		—	10		ppm/°C
Dynamic Performance (10 kHz si	ne-wave Single-ended input,	1 dB belo	w Full Sc	ale, 200	ksps)
Signal-to-Noise Plus Distortion		53	55.5		dB
Total Harmonic Distortion	Up to the 5 th harmonic	—	-67	—	dB
Spurious-Free Dynamic Range		-	78	—	dB
Conversion Rate				L	•
SAR Conversion Clock		—		3	MHz
Conversion Time in SAR Clocks		10		—	clocks
Track/Hold Acquisition Time		300		—	ns
Throughput Rate		—		200	ksps
Analog Inputs				L	•
ADC Input Voltage Range	Single Ended (AIN+ – GND)	0	—	VREF	V
	Differential (AIN+ – AIN–)	-VREF		VREF	V
Absolute Pin Voltage with respect to GND	Single Ended or Differential	0		VDD	V
Input Capacitance		—	5	—	pF
Temperature Sensor		—	_	—	
Linearity ¹		—	±0.1	—	°C
Gain ²		—	2.86		mV/°C
Offset ^{1,2}	(Temp = 0 °C)	_	0.776 ±8.5		mV
Power Specifications		•			
Power Supply Current (V _{DD} supplied to ADC0)	Operating Mode, 200 ksps	-	400	900	μA
		+	±0.3		mV/V

2. Represents one standard deviation from the mean.



6. Voltage Reference

The Voltage reference MUX on C8051F320/1 devices is configurable to use an externally connected voltage reference, the internal reference voltage generator, or the power supply voltage VDD (see Figure 6.1). The REFSL bit in the Reference Control register (REF0CN) selects the reference source. For the internal reference or an external source, REFSL should be set to '0'; For VDD as the reference source, REFSL should be set to '1'.

The BIASE bit enables the internal ADC bias generator, which is used by the ADC and Internal Oscillator. This enable is forced to logic 1 when either of the aforementioned peripherals is enabled. The ADC bias generator may be enabled manually by writing a '1' to the BIASE bit in register REF0CN; see Figure 6.1 for REF0CN register details. The Reference bias generator (see Figure 6.1) is used by the Internal Voltage Reference, Temperature Sensor, and Clock Multiplier. The Reference bias is automatically enabled when any of the aforementioned peripherals are enabled. The electrical specifications for the voltage reference and bias circuits are given in Table 6.1.

Important Note About the VREF Input: Port pin P0.7 is used as the external VREF input. When using an external voltage reference, P0.7 should be configured as analog input and skipped by the Digital Crossbar. To configure P0.7 as analog input, set to '0' Bit7 in register P0MDIN. To configure the Crossbar to skip P0.7, set to '1' Bit7 in register P0SKIP. Refer to Section "14. Port Input/Output" on page 126 for complete Port I/O configuration details.

The temperature sensor connects to the ADC0 positive input multiplexer (see Section "5.1. Analog Multiplexer" on page 40 for details). The TEMPE bit in register REF0CN enables/disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any ADC0 measurements performed on the sensor result in meaningless data.




Figure 6.1. Voltage Reference Functional Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	-	-	REFSL	TEMPE	BIASE	REFBE	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
								0xD1			
Bits7–3:	UNUSED. R	ead = 0000	0b; Write =	don't care.							
Bit3: REFSL: Voltage Reference Select.											
	This bit selec	ts the sour	ce for the i	nternal volta	ige referenc	e.					
	0: VREF pin	used as vo	ltage refere	ence.	-						
	1: VDD used	as voltage	reference.								
Bit2:	TEMPE: Terr	perature S	ensor Enab	ole Bit.							
	0: Internal Te										
	1: Internal Te										
Bit1:	BIASE: Inter	-		rator Enable	e Bit.						
	0: Internal Bi										
-	1: Internal Bi										
Bit0:	REFBE: Inte										
	0: Internal Re	eterence Bi	utter disable	ed.							
	1: Internal Re										

SFR Definition 6.1. REF0CN: Reference Control

Table 6.1. Voltage Reference Electrical Characteristics

 V_{DD} = 3.0 V; -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Internal Reference (REFBE	= 1)	I.			
Output Voltage	25 °C ambient	2.38	2.44	2.50	V
VREF Short-Circuit Current				10	mA
VREF Temperature Coeffi- cient			15		ppm/°C
Load Regulation	Load = 0 to 200 µA to GND		1.5		ppm/µA
VREF Turn-on Time 1	4.7 μF tantalum, 0.1 μF ceramic bypass		2		ms
VREF Turn-on Time 2	0.1 µF ceramic bypass		20		μs
VREF Turn-on Time 3	no bypass cap		10		μs
Power Supply Rejection			140		ppm/V
External Reference (REFBE	Ē = 0)		•		
Input Voltage Range		0		VDD	V
Input Current	Sample Rate = 200 ksps; VREF = 3.0 V		12		μA
Bias Generators	· · · · · · · · · · · · · · · · · · ·		•		
ADC Bias Generator	BIASE = '1'		106	148	μA
Reference Bias Generator			42	60	μA



7. Comparators

C8051F320/1 devices include two on-chip programmable voltage Comparators: Comparator0 is shown in Figure 7.1; Comparator1 is shown in Figure 7.2. The two Comparators operate identically with the following exceptions: (1) Their input selections differ as shown in Figure 7.1 and Figure 7.2; (2) Comparator0 can be used as a reset source.

Each Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0, CP1), or an asynchronous "raw" output (CP0A, CP1A). The asynchronous signal is available even when the system clock is not active. This allows the Comparators to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator outputs may be configured as open drain or push-pull (see Section "14.2. Port I/O Initialization" on page 130). Comparator0 may also be used as a reset source (see Section "10.5. Comparator0 Reset" on page 102).

The Comparator0 inputs are selected in the CPT0MX register (Figure 7.2). The CMX0P1–CMX0P0 bits select the Comparator0 positive input; the CMX0N1–CMX0N0 bits select the Comparator0 negative input. The Comparator1 inputs are selected in the CPT1MX register (Figure 7.5). The CMX1P1–CMX1P0 bits select the Comparator1 positive input; the CMX1N1–CMX1N0 bits select the Comparator1 negative input.

Important Note About Comparator Inputs: The Port pins selected as Comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see Section "14.3. General Purpose Port I/O" on page 132).




Figure 7.1. Comparator0 Functional Block Diagram



C8051F320/1

Comparator outputs can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, Comparator outputs are available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and supply current falls to less than 100 nA. See Section "14.1. Priority Crossbar Decoder" on page 128 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from -0.25 V to (V_{DD}) + 0.25 V without damage or upset. The complete Comparator electrical specifications are given in Table 7.1.

Comparator response time may be configured in software via the CPTnMD registers (see Figure 7.3 and Figure 7.6). Selecting a longer response time reduces the Comparator supply current. See Table 7.1 for complete timing and supply current specifications.




Figure 7.2. Comparator1 Functional Block Diagram






Figure 7.3. Comparator Hysteresis Plot

Comparator hysteresis is programmed using Bits3–0 in the Comparator Control Register CPTnCN (shown in Figure 7.1 and Figure 7.4). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Figure 7.3, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section "9.3. Interrupt Handler" on page 87.) The CPnFIF flag is set to '1' upon a Comparator falling-edge, and the CPnRIF flag is set to '1' upon the Comparator rising-edge. Once set, these bits remain set until cleared by software. The output state of the Comparator can be obtained at any time by reading the CPnOUT bit. The Comparator is enabled by setting the CPnEN bit to '1', and is disabled by clearing this bit to '0'.



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9B
Bit7:	CP0EN: Cor	•						
	0: Comparat							
-	1: Comparat							
Bit6:	CP0OUT: Co		•	ate Flag.				
	0: Voltage or							
DVE	1: Voltage or			-				
Bit5:	CPORIF: Co	•		•				
	0: No Compa				since this fi	lag was last	cleared.	
	1: Comparat							
Bit4:	CP0FIF: Co	•		-	ainaa thia f	log woo loot	alaarad	
	0: No Comparet					lag was last	cleared.	
Bits3–2:	1: Comparat CP0HYP1–0					ite		
Dit53-2.	00: Positive	•		re riysteresi		1.5.		
	01: Positive							
	10: Positive							
	11: Positive	•						
Bits1-0:		•		ive Hysteres	sis Control F	Bits		
Dito i oi	00: Negative							
	01: Negative	•						
	10: Negative							
	11: Negative	•						
	5	-						

SFR Definition 7.1. CPT0CN: Comparator0 Control



SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CMX0N1		-	-	CMX0P1	CMX0P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
Diti	Dito	DIG	Dit4	DIG	DILZ	Diti	Dito	0x9F
								0731
Bits7–6 [.]	UNUSED	Read = 00h	, Write = don	't care				
Bits5–4:			comparator0		put MUX S	elect.		
			h Port pin is ι				e input.	
					•	0	•	
	CMX0N1	CMX0N0	Negative In	put				
	0	0	P1.1					
		4	P1.5					
	0	1	F1.0					
	0	0	P1.5 P2.1					
Bits3–2:	1 1	0		't care.				
	1 1 UNUSED. CMX0P1-0	0 1 Read = 00b CMX0P0: C select whic	P2.1 P2.5* o, Write = don omparator0 F h Port pin is u	Positive Inp used as the			input.	
	1 1 UNUSED. CMX0P1–0 These bits	0 1 Read = 00b CMX0P0: C select whic	P2.1 P2.5* o, Write = don omparator0 F	Positive Inp used as the			input.	
	1 1 UNUSED. CMX0P1–(These bits CMX0P1	0 1 Read = 00b CMX0P0: C select whic CMX0P0	P2.1 P2.5* o, Write = don omparator0 F h Port pin is u Positive In	Positive Inp used as the			input.	
Bits3–2: Bits1–0:	1 1 CMX0P1-(These bits CMX0P1 0	0 1 Read = 00b CMX0P0: C select whic CMX0P0 0	P2.1 P2.5* o, Write = don omparator0 F h Port pin is u Positive Inj P1.0	Positive Inp used as the			input.	
	1 1 UNUSED. CMX0P1-0 These bits CMX0P1 0 0	0 1 Read = 00b CMX0P0: C select whic CMX0P0 0 1	P2.1 P2.5* o, Write = don omparator0 F h Port pin is u Positive In P1.0 P1.4	Positive Inp used as the			input.	



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CP0RIE	CP0FIE	-	-	CP0MD1	CP0MD0	00000010
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x9D
Bits7–6 [.]	UNUSED. F	Read = 00b	Write = do	n't care				
Bit5:				e Interrupt E	nable.			
			0 0	pt disabled.				
		tor0 rising-e	•					
Bit4:	CP0FIE: Co	omparator0	Falling-Edg	e Interrupt E	nable.			
	0: Compara	tor0 falling-	edge interru	upt disabled.				
	1: Compara	tor0 falling-	edge interru	pt enabled.				
Bits3–2:	UNUSED.	Read = 00b.	Write = doi	n't care.				
Bits1–0:	CP0MD1-C	POMD0: Co	omparator0	Mode Selec	t			
	These bits	select the re	sponse tim	e for Compa	rator0.			
	Mode	CP0MD1	CP0MD0	CP0 Resp	onse Time	e (TYP)		
	0	0	0		100 ns			
			4		175 00			
	1	0	1		175 ns			
	1 2	0	0		320 ns			



SFR Definition 7.4. CPT1CN: Comparator1 Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP1EN	I CP1OUT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9A
Bit7:	CP1EN: Cor	nparator1 E	nable Bit.					
	0: Comparat	or1 Disable	d.					
	1: Comparat							
Bit6:	CP1OUT: Co			ate Flag.				
	0: Voltage or							
	1: Voltage or							
Bit5:	CP1RIF: Co			•				
	0: No Compa				since this fla	ag was last	cleared.	
	1: Comparat							
Bit4:	CP1FIF: Co	•		•				
	0: No Comp				since this f	lag was last	cleared.	
	1: Comparat	•	•					
Bits3–2:	CP1HYP1-C	•		e Hysteresi	s Control Bi	tS.		
	00: Positive							
	01: Positive							
	10: Positive	•						
Bits1–0:	11: Positive			ive Hystore	ia Control D	lita		
Bits I-0.	CP1HYN1–0 00: Negative			ive hystere:		ons.		
	00. Negative							
	10: Negative							
	11: Negative							
	TT. Negative	11931010313	- 20 1110.					



SFR Definition 7.5. CPT1MX: Comparator1 MUX Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CMX1N ²	I CMX1N0	-	-	CMX1P1	CMX1P0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x9E
			, Write = dor					
Bits5–4:			omparator1 I					
	These bits	select whic	h Port pin is u	used as the	Comparat	or1 negative	e input.	
	CMX1N1	CMX1N0	Negative In	put				
	0	0	P1.3	iput				
	0	1	P1.7					
	1	0	P2.3					
	1	1	P2.7*					
Bits1–0:			omporator1	Positive Inp		lect		
DIG 1-0.	These bits	select whic	h Port pin is u	used as the			input.	
וט ד-0.	These bits CMX1P1	select whic	h Port pin is u	used as the			input.	
UI3 I - U.	These bits CMX1P1 0	select whic CMX1P0 0	h Port pin is u Positive In P1.2	used as the			input.	
Dits 1-0.	These bits CMX1P1 0 0	select whic CMX1P0 0 1	h Port pin is u Positive In P1.2 P1.6	used as the			input.	
Dits 1-0.	These bits CMX1P1 0 0 1	select whic CMX1P0 0	h Port pin is r Positive In P1.2 P1.6 P2.2	used as the			input.	
Dits 1-0.	These bits CMX1P1 0 0	select whic CMX1P0 0 1	h Port pin is u Positive In P1.2 P1.6	used as the			input.	
Dit3 1 - 0 .	These bits CMX1P1 0 0 1 *Note:	Select whice CMX1P0 0 1 0 1 6 and P2.7 a	h Port pin is o Positive In P1.2 P1.6 P2.2 P2.6* wailable only o	used as the			input.	
Dit3 1 - 0 .	These bits CMX1P1 0 1 1 *Note: P2. C80	select whic CMX1P0 0 1 0 1 6 and P2.7 a 51F320 devi	h Port pin is o Positive In P1.2 P1.6 P2.2 P2.6*	n			input.	



SFR Definition 7.6. CPT1MD: Comp	parator1 Mode Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CP1RIE	CP1FIE	-	-	CP1MD1	CP1MD0	00000010
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x9C
Bits7–6:	UNUSED. F	Read = $00b$,	Write = dor	n't care.				
Bit5:	CP1RIE: Co				nable.			
	0: Compara	•	•					
	1: Compara	•	• •					
Bit4:	CP1FIE: Co	•						
	0: Compara	•	•	•				
	1: Compara	•	•	•				
	UNUSED. F							
Bits I-0:	CP1MD1-C		•					
	These bits s		sponse ume					
	Mode	CP1MD1	CP1MD0	CP1 Resp	onse Time	e (TYP)		
	0	0	0		100 ns			
	1	0	1		175 ns			
	2	1	0		320 ns			
	3	1	1		1050 ns			



Table 7.1. Comparator Electrical Characteristics

 V_{DD} = 3.0 V, -40 to +85 °C unless otherwise noted. All specifications apply to both Comparator0 and Comparator1 unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
Response Time:	CP0+ - CP0- = 100 mV	_	100	—	ns
Mode 0, Vcm* = 1.5 V	CP0+-CP0-=-100 mV	_	250		ns
Response Time:	CP0+ - CP0- = 100 mV	_	175		ns
Mode 1, Vcm* = 1.5 V	CP0+-CP0-=-100 mV	_	500		ns
Response Time:	CP0+ - CP0- = 100 mV	—	320	—	ns
Mode 2, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	—	1100	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	1050	—	ns
Mode 3, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	_	5200		ns
Common-Mode Rejection Ratio		—	1.5	4	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00	_	0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	2	5	10	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	7	10	20	mV
Positive Hysteresis 4	CP0HYP1–0 = 11	15	20	30	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	2	5	10	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	7	10	20	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	15	20	30	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		VDD + 0.25	V
Input Capacitance		_	3		pF
Input Bias Current		_	0.001		nA
Input Offset Voltage		-5		+5	mV
Power Supply				•	
Power Supply Rejection		—	0.1	—	mV/V
Power-up Time		_	10		μs
	Mode 0	_	7.6	20	μA
	Mode 1	—	3.2	10	μA
Supply Current at DC	Mode 2	—	1.3	5	μA
	Mode 3	—	0.4	2.5	μA
*Note: Vcm is the common-mode v	oltage on CP0+ and CP0			•	



8. Voltage Regulator (REG0)

C8051F320/1 devices include a 5-to-3 V voltage regulator (REG0). When enabled, the REG0 output appears on the VDD pin and can be used to power external devices. REG0 can be enabled/disabled by software using bit REGEN in register REG0CN. See Table 8.1 for REG0 electrical characteristics.

Note that the VBUS signal must be connected to the VBUS pin when using the device in a USB network. The VBUS signal should only be connected to the REGIN pin when operating the device as a bus-powered function. REG0 configuration options are shown in Figure 8.2–Figure 8.5.

The input (VREGIN) and output (VDD) of the voltage regulator should both be protected by adding decoupling and bypass capacitors on each pin to ground. Suggested values for the two capacitors are $4.7 \,\mu\text{F} + 0.1 \,\mu\text{F}$. These capacitors will increase noise immunity and stabilize the voltage supply.




Figure 8.1. External Capacitors for Voltage Regulator Input/Output

8.1. Regulator Mode Selection

REG0 offers a low power mode intended for use when the device is in suspend mode. In this low power mode, the REG0 output remains as specified; however the REG0 dynamic performance (response time) is degraded. See Table 8.1 for normal and low power mode supply current specifications. The REG0 mode selection is controlled via the REGMOD bit in register REG0CN.

8.2. VBUS Detection

When the USB Function Controller is used (see section Section "15. Universal Serial Bus Controller (USB)" on page 139), the VBUS signal should be connected to the VBUS pin. The VBSTAT bit (register REGOCN) indicates the current logic level of the VBUS signal. If enabled, a VBUS interrupt will be generated when the VBUS signal matches the polarity selected by the VBPOL bit in register REGOCN. The VBUS interrupt is level-sensitive, and has no associated interrupt pending flag. The VBUS interrupt will be active as long as the VBUS signal matches the polarity selected by VBPOL. See Table 8.1 for VBUS input parameters.



Important Note: When USB is selected as a reset source, a system reset will be generated when the VBUS signal matches the polarity selected by the VBPOL bit. See Section "10. Reset Sources" on page 99 for details on selecting USB as a reset source.

Table 8.1. Voltage Regulator Electrical Specifications

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Input Voltage Range ¹		2.7		5.25	V
Output Voltage (V _{DD}) ²	Output Current = 1 to 100 mA	3.0	3.3	3.6	V
Output Current ²				100	mA
VBUS Detection Input Low Voltage		_	_	1.0	V
VBUS Detection Input High Voltage		3.0			V
Bias Current	Normal Mode (REGMOD = 0) Low Power Mode (REGMOD = 1)	_	65 35	111 61	μA
Dropout Voltage (V _{DO}) ³			1	—	mV/mA

Notes:

- 1. Input range specified for regulation. When an external regulator is used, REGIN should be tied to V_{DD} .
- 2. Output current is total regulator output, including any current required by the C8051F320/1.
- 3. The minimum input voltage is 2.70 V or VDD + V_{DO} (max load), whichever is greater.




Figure 8.2. REG0 Configuration: USB Bus-Powered






Figure 8.3. REG0 Configuration: USB Self-Powered




Figure 8.4. REG0 Configuration: USB Self-Powered, Regulator Disabled






Figure 8.5. REG0 Configuration: No USB Connection

SFR Definition 8.1. REG0CN: Voltage Regulator Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
REGDIS		VBPOL	REGMOD	Reserved	Reserved	Reserved		1
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Diti	Bito	Dito	DII4	Dito	DILZ	Ditt	Dito	0xC9
								0,00
Bit7: REGDIS: Voltage Regulator Disable.								
	0: Voltage Regulator Enabled.							
	1: Voltage Regulator Disabled.							
Bit6:	VBSTAT: VBUS Signal Status.							
	0: VBUS signal currently absent (device not attached to USB network).							
	1: VBUS signal currently present (device attached to USB network).							
Bit5:	VBPOL: VBUS Interrupt Polarity Select.							
	This bit selects the VBUS interrupt polarity.							
	0: VBUS interrupt active when VBUS is low. 1: VBUS interrupt active when VBUS is high.							
Bit4:	REGMOD: Voltage Regulator Mode Select.							
2	This bit selects the Voltage Regulator mode. When REGMOD is set to '1', the voltage regu-							
	lator operates in low power (suspend) mode.							
	0: USB0 Voltage Regulator in normal mode.							
	1: USB0 Voltage Regulator in low power mode.							
Bits3–0:	Reserved. R	ead = 0000)b. Must Wr	ite = 0000b				




9. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are four 16-bit counter/timers (see description in Section 19), an enhanced full-duplex UART (see description in Section 17), an Enhanced SPI (see description in Section 18), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (Section 9.2.6), and 25 Port I/O (see description in Section 14). The CIP-51 also includes on-chip debug hardware (see description in Section 21), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 9.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM

- 25 Port I/O ('F320) / 21 Port I/O ('F321)
- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security







Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that for execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

Programming and Debugging Support

In-system programming of the Flash program memory and communication with on-chip debug support logic is accomplished via the Silicon Labs 2-Wire Development Interface (C2). Note that the re-programmable Flash can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive, requiring no RAM, Stack, timers, or other on-chip resources. C2 details can be found in Section "21. C2 Interface" on page 245.

The CIP-51 is supported by development tools from Silicon Labs and third party vendors. Silicon Labs provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via the C2 interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.

9.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51[™] instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51[™] counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

9.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 9.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.



9.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access external data memory (Note: the C8051F320/1 does not support off-chip data or program memory). In the CIP-51, the MOVX write instruction is used to accesses external RAM (XRAM) and the on-chip program memory space implemented as re-programmable Flash memory. The Flash access feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "11. Flash Memory" on page 106 for further details.

Mnemonic	Description	Bytes	Clock Cycles						
Arithmetic Operations ADD A, Rn Add register to A 1 1									
	0								
ADD A, direct	Add direct byte to A Add indirect RAM to A	2	2						
ADD A, @Ri	1	2							
ADD A, #data	Add immediate to A	2	2						
ADDC A, Rn	DC A, Rn Add register to A with carry								
ADDC A, direct	Add direct byte to A with carry	2	2						
ADDC A, @Ri	Add indirect RAM to A with carry	1	2						
ADDC A, #data	Add immediate to A with carry	2	2						
SUBB A, Rn	Subtract register from A with borrow	1	1						
SUBB A, direct	Subtract direct byte from A with borrow	2	2						
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2						
SUBB A, #data	Subtract immediate from A with borrow	2	2						
INC A	Increment A	1	1						
INC Rn	Increment register	1	1						
INC direct	Increment direct byte	2	2						
INC @Ri	Increment indirect RAM	1	2						
DEC A	Decrement A	1	1						
DEC Rn	Decrement register	1	1						
DEC direct	Decrement direct byte	2	2						
DEC @Ri	Decrement indirect RAM	1	2						
INC DPTR	Increment Data Pointer	1	1						
MUL AB	Multiply A and B	1	4						
DIV AB	Divide A by B	1	8						
DA A	Decimal adjust A	1	1						
	Logical Operations	I							
ANL A, Rn	AND Register to A	1	1						
ANL A, direct	AND direct byte to A	2	2						
ANL A, @Ri	AND indirect RAM to A	1	2						
ANL A, #data	AND immediate to A	2	2						
ANL direct, A	AND A to direct byte	2	2						
ANL direct, #data	AND immediate to direct byte	3	3						
ORL A, Rn	OR Register to A	1	1						
ORL A, direct	OR direct byte to A	2	2						
ORL A, @Ri	OR indirect RAM to A	1	2						
ORL A, #data	OR immediate to A	2	2						

Table 9.1. CIP-51 Instruction Set Summary



Mnemonic	Bytes	Clock Cycles	
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	Data Transfer	I	
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2

Table 9.1. CIP-51 Instruction Set Summary (Continued)



Mnemonic	Description	Bytes	Clock Cycles					
Boolean Manipulation								
CLR C	Clear Carry	1	1					
CLR bit	Clear direct bit	2	2					
SETB C	Set Carry	1	1					
SETB bit	Set direct bit	2	2					
CPL C	Complement Carry	1	1					
CPL bit	2	2						
ANL C, bit	AND direct bit to Carry	2	2					
ANL C, /bit	AND complement of direct bit to Carry	2	2					
ORL C, bit	OR direct bit to carry	2	2					
ORL C, /bit	OR complement of direct bit to Carry	2	2					
MOV C, bit	Move direct bit to Carry	2	2					
MOV bit, C	Move Carry to direct bit	2	2					
JC rel	Jump if Carry is set	2	2/3					
JNC rel	Jump if Carry is not set	2	2/3					
JB bit, rel	Jump if direct bit is set	3	3/4					
JNB bit, rel	Jump if direct bit is not set	3	3/4					
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4					
	Program Branching							
ACALL addr11	Absolute subroutine call	2	3					
LCALL addr16	Long subroutine call	3	4					
RET	Return from subroutine	1	5					
RETI	Return from interrupt	1	5					
AJMP addr11	Absolute jump	2	3					
LJMP addr16	Long jump	3	4					
SJMP rel	Short jump (relative address)	2	3					
JMP @A+DPTR	Jump indirect relative to DPTR	1	3					
JZ rel	Jump if A equals zero	2	2/3					
JNZ rel	Jump if A does not equal zero	2	2/3					
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4					
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4					
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4					
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5					
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3					
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4					
NOP	No operation	1	1					

Table 9.1. CIP-51 Instruction Set Summary (Continued)



C8051F320/1

Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2 kB page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 16 kB program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



9.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The CIP-51 memory organization is shown in Figure 9.2.




Figure 9.2. Memory Map

9.2.1. Program Memory

The CIP-51 core has a 64k-byte program memory space. The C8051F320/1 implements 16k bytes of this program memory space as in-system, re-programmable Flash memory, organized in a contiguous block from addresses 0x0000 to 0x3FFF. Addresses above 0x3DFF are reserved.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "11. Flash Memory" on page 106 for further details.



C8051F320/1

9.2.2. Data Memory

The CIP-51 includes 256 of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory organization of the CIP-51.

9.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Figure 9.4). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

9.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22h.3

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

9.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.



9.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51[™] instruction set. Table 9.2 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, SCON0, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 9.3, for a detailed description of each register.

F8	SPI0CN	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0	PCA0CPL4	PCA0CPH4	VDM0CN
F0	В	POMDIN	P1MDIN	P2MDIN	P3MDIN		EIP1	EIP2
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2	PCA0CPL3	PCA0CPH3	RSTSRC
E0	ACC	XBR0	XBR1		IT01CF		EIE1	EIE2
D8	PCA0CN	PCA0MD	PCA0CPM	PCA0CPM	PCA0CPM	PCA0CPM	PCA0CPM	
00	I CAUCIN	I CAUND	0	1	2	3	4	
D0	PSW	REF0CN			P0SKIP	P1SKIP	P2SKIP	USB0XCN
C8	TMR2CN	REG0CN	TMR2RLL	TMR2RLH	TMR2L	TMR2H		
C0	SMB0CN	SMB0CF	SMB0DAT	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH	
B8	IP	CLKMUL	AMX0N	AMX0P	ADC0CF	ADC0L	ADC0H	
B0	P3	OSCXCN	OSCICN	OSCICL			FLSCL	FLKEY
A8	IE	CLKSEL	EMI0CN					
A0	P2	SPI0CFG	SPI0CKR	SPI0DAT	POMDOUT	P1MDOUT	P2MDOUT	P3MDOUT
98	SCON0	SBUF0	CPT1CN	CPT0CN	CPT1MD	CPT0MD	CPT1MX	CPT0MX
90	P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H	USB0ADR	USB0DAT
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	P0	SP	DPL	DPH				PCON
	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
	(bit addressable)							

Table 9.2. Special Function Register (SFR) Memory Map



 Table 9.3. Special Function Registers

 SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	Description	Page
ACC	0xE0	Accumulator	86
ADC0CF	0xBC	ADC0 Configuration	48
ADC0CN	0xE8	ADC0 Control	49
ADC0GTH	0xC4	ADC0 Greater-Than Compare High	50
ADC0GTL	0xC3	ADC0 Greater-Than Compare Low	50
ADC0H	0xBE	ADC0 High	48
ADC0L	0xBD	ADC0 Low	48
ADC0LTH	0xC6	ADC0 Less-Than Compare Word High	51
ADC0LTL	0xC5	ADC0 Less-Than Compare Word Low	51
AMX0N	0xBA	AMUX0 Negative Channel Select	47
AMX0P	0xBB	AMUX0 Positive Channel Select	46
В	0xF0	B Register	86
CKCON	0x8E	Clock Control	215
CLKSEL	0xA9	Clock Select	124
CLKMUL	0xB9	Clock Multiplier Control	122
CPT0CN	0x9B	Comparator0 Control	60
CPT0MD	0x9D	Comparator0 Mode Selection	62
CPT0MX	0x9F	Comparator0 MUX Selection	61
CPT1CN	0x9A	Comparator1 Control	63
CPT1MD	0x9C	Comparator1 Mode Selection	65
CPT1MX	0x9E	Comparator1 MUX Selection	64
DPH	0x83	Data Pointer High	84
DPL	0x82	Data Pointer Low	83
EIE1	0xE6	Extended Interrupt Enable 1	93
EIE2	0xE7	Extended Interrupt Enable 2	95
EIP1	0xF6	Extended Interrupt Priority 1	94
EIP2	0xF7	Extended Interrupt Priority 2	95
EMI0CN	0xAA	External Memory Interface Control	115
FLKEY	0xB7	Flash Lock and Key	112
FLSCL	0xB6	Flash Scale	113
IE	0xA8	Interrupt Enable	91
IP	0xB8	Interrupt Priority	92



Table 9.3. Special Function Registers (Continued) SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	Description	Page
IT01CF	0xE4	INT0/INT1 Configuration	96
OSCICL	0xB3	Internal Oscillator Calibration	118
OSCICN	0xB2	Internal Oscillator Control	118
OSCXCN	0xB1	External Oscillator Control	121
P0	0x80	Port 0 Latch	133
POMDIN	0xF1	Port 0 Input Mode Configuration	133
POMDOUT	0xA4	Port 0 Output Mode Configuration	133
P0SKIP	0xD4	Port 0 Skip	134
P1	0x90	Port 1 Latch	134
P1MDIN	0xF2	Port 1 Input Mode Configuration	134
P1MDOUT	0xA5	Port 1 Output Mode Configuration	135
P1SKIP	0xD5	Port 1 Skip	135
P2	0xA0	Port 2 Latch	135
P2MDIN	0xF3	Port 2 Input Mode Configuration	136
P2MDOUT	0xA6	Port 2 Output Mode Configuration	136
P2SKIP	0xD6	Port 2 Skip	136
P3	0xB0	Port 3 Latch	137
P3MDIN	0xF4	Port 3 Input Mode Configuration	137
P3MDOUT	0xA7	Port 3 Output Mode Configuration	137
PCA0CN	0xD8	PCA Control	240
PCA0CPH0	0xFC	PCA Capture 0 High	244
PCA0CPH1	0xEA	PCA Capture 1 High	244
PCA0CPH2	0xEC	PCA Capture 2 High	244
PCA0CPH3	0xEE	PCA Capture 3High	244
PCA0CPH4	0xFE	PCA Capture 4 High	244
PCA0CPL0	0xFB	PCA Capture 0 Low	243
PCA0CPL1	0xE9	PCA Capture 1 Low	243
PCA0CPL2	0xEB	PCA Capture 2 Low	243
PCA0CPL3	0xED	PCA Capture 3Low	243
PCA0CPL4	0xFD	PCA Capture 4 Low	243
PCA0CPM0	0xDA	PCA Module 0 Mode Register	242
PCA0CPM1	0xDB	PCA Module 1 Mode Register	242



Table 9.3. Special Function Registers (Continued) SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	Description	Page
PCA0CPM2	0xDC	PCA Module 2 Mode Register	242
PCA0CPM3	0xDD	PCA Module 3 Mode Register	242
PCA0CPM4	0xDE	PCA Module 4 Mode Register	242
PCA0H	0xFA	PCA Counter High	243
PCA0L	0xF9	PCA Counter Low	243
PCA0MD	0xD9	PCA Mode	241
PCON	0x87	Power Control	98
PSCTL	0x8F	Program Store R/W Control	112
PSW	0xD0	Program Status Word	85
REF0CN	0xD1	Voltage Reference Control	56
REG0CN	0xC9	Voltage Regulator Control	70
RSTSRC	0xEF	Reset Source Configuration/Status	104
SBUF0	0x99	UART0 Data Buffer	193
SCON0	0x98	UART0 Control	192
SMB0CF	0xC1	SMBus Configuration	175
SMB0CN	0xC0	SMBus Control	177
SMB0DAT	0xC2	SMBus Data	179
SP	0x81	Stack Pointer	84
SPI0CFG	0xA1	SPI Configuration	203
SPI0CKR	0xA2	SPI Clock Rate Control	205
SPI0CN	0xF8	SPI Control	204
SPI0DAT	0xA3	SPI Data	205
TCON	0x88	Timer/Counter Control	213
TH0	0x8C	Timer/Counter 0 High	216
TH1	0x8D	Timer/Counter 1 High	216
TL0	0x8A	Timer/Counter 0 Low	216
TL1	0x8B	Timer/Counter 1 Low	216
TMOD	0x89	Timer/Counter Mode	214
TMR2CN	0xC8	Timer/Counter 2 Control	220
TMR2H	0xCD	Timer/Counter 2 High	221
TMR2L	0xCC	Timer/Counter 2 Low	221
TMR2RLH	0xCB	Timer/Counter 2 Reload High	221




Register	Address	Description	Page
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	221
TMR3CN	0x91	Timer/Counter 3Control	225
TMR3H	0x95	Timer/Counter 3 High	226
TMR3L	0x94	Timer/Counter 3Low	226
TMR3RLH	0x93	Timer/Counter 3 Reload High	226
TMR3RLL	0x92	Timer/Counter 3 Reload Low	226
USB0ADR	0x96	USB0 Indirect Address Register	143
USB0DAT	0x97	USB0 Data Register	144
USB0XCN	0xD7	USB0 Transceiver Control	141
VDM0CN	0xFF	VDD Monitor Control	101
XBR0	0xE1	Port I/O Crossbar Control 0	131
XBR1	0xE2	Port I/O Crossbar Control 1	132
0x84–0x86, 0xAB-0xAF, 0xB4, 0xB5, 0xBF, 0xC7, 0xCE, 0xCF, 0xD2, 0xD3, 0xDF, 0xE3, 0xE5, 0xF5		Reserved	


Table 9.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

9.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic I. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.








R/W R/W R/W R/W R/W R/W R/W R/W **Reset Value** 0000000 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: 0x83 Bits7–0: DPH: Data Pointer High. The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indirectly addressed memory.

SFR Definition 9.2. DPH: Data Pointer High Byte

SFR Definition 9.3. SP: Stack Pointer





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset Value		
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address		
						(b	it addressable)	0xD0		
D:47.										
Bit7:	CY: Carry	•	he last arithmet	lia oporatio	n reculted	in a carry (c	ddition) or a	aborrow		
			ared to logic 0					a DOLLOW		
Bit6:	AC: Auxilia			by all othe		operations	•			
Dito.			ne last arithmeti	c operation	n resulted ir	h a carry inte	o (addition)	or a borrow		
			e high order nib							
	tions.	,				<u></u>				
Bit5:	F0: User F	lag 0.								
	This is a b	it-addressa	able, general pu	urpose flag	for use un	der softwar	e control.			
Bits4–3:	RS1-RS0	Register E	Bank Select.							
	These bits select which register bank is used during register accesses.									
	These bits	select whi	ch register ban	ik is used c	auring regis	accesse	es.			
	RS1		Register Bank				es.			
					ress		es.			
	RS1	RS0	Register Bank	Addı	r ess -0x07		S.			
	RS1 0	RS0 0	Register Bank	Addı	• ess •0x07 •0x0F	ler accesse	S.			
	RS1 0	RS0 0 1	Register Bank	x Addı 0x00- 0x08-	• ess •0x07 •0x0F •0x17	ler accesse	95.			
Dit0:	RS1 0 0 1 1	RS0 0 1 0 1	Register Bank	x Adda 0x00- 0x08- 0x10-	• ess •0x07 •0x0F •0x17	ler accesse	35.			
Bit2:	RS1 0 1 1 OV: Overfl	RS0 0 1 0 1 0 0 8 0 0 0 8 1	Register Bank	x Addı 0x00- 0x08- 0x10- 0x18-	ress -0x07 -0x0F -0x17 -0x1F		95.			
Bit2:	RS1 0 1 1 OV: Overfl This bit is	RS0 0 1 0 1 ow Flag. set to 1 units	Register Bank	x Addu 0x00- 0x08- 0x10- 0x18- ng circumst	ress -0x07 -0x0F -0x17 -0x1F ances:					
Bit2:	RS1 0 1 1 OV: Overfl This bit is • An ADD,	RS0 0 1 0 1 w Flag. set to 1 un ADDC, or	Register Bank 0 1 2 3 der the followin SUBB instructi	Addi 0x00- 0x08- 0x10- 0x18- 0x18- on causes	ress 0x07 0x0F 0x17 0x1F ances: a sign-cha	nge overflo	w.			
Bit2:	RS1 0 1 1 OV: Overfl This bit is • An ADD, • A MUL in	RS0 0 1 0 1 w Flag. set to 1 un ADDC, or istruction re	Register Bank 0 1 2 3 der the followin SUBB instructi esults in an ove	Addi 0x00- 0x08- 0x10- 0x10- 0x18- on causes erflow (resu	ress 0x07 0x0F 0x17 0x17 0x1F ances: a sign-cha ult is greate	nge overflo	w.			
Bit2:	RS1 0 1 1 OV: Overfl This bit is • An ADD, • A MUL ir • A DIV ins	RS0 0 1 0 1 ow Flag. set to 1 un ADDC, or istruction restruction ca	Register Bank 0 1 2 3 der the followin SUBB instructi esults in an ove	Addi 0x00– 0x08– 0x10– 0x18– on causes erflow (results on couses	ress -0x07 -0x07 -0x17 -0x17 -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x0F -0x0F -0x0F -0x0F -0x0F -0x17 -0x17 -0x1F -0x	nge overflo rr than 255)	w.	in all other		
Bit2:	RS1 0 1 1 OV: Overfl This bit is • An ADD, • A MUL ir • A DIV ins	RS0 0 1 0 1 ow Flag. set to 1 un ADDC, or istruction restruction ca	Register Bank 0 1 2 3 der the followin SUBB instructi esults in an ove	Addi 0x00– 0x08– 0x10– 0x18– on causes erflow (results on couses	ress -0x07 -0x07 -0x17 -0x17 -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x0F -0x0F -0x0F -0x0F -0x0F -0x17 -0x17 -0x1F -0x	nge overflo rr than 255)	w.	in all other		
Bit2: Bit1:	RS1 0 1 1 OV: Overfl This bit is • An ADD, • A MUL in • A DIV ins The OV bit	RS0 0 1 0 1 ow Flag. set to 1 un ADDC, or estruction re struction ca t is cleared	Register Bank 0 1 2 3 der the followin SUBB instructi esults in an ove	Addi 0x00– 0x08– 0x10– 0x18– on causes erflow (results on couses	ress -0x07 -0x07 -0x17 -0x17 -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x1F -0x0F -0x0F -0x0F -0x0F -0x0F -0x17 -0x17 -0x1F -0x	nge overflo rr than 255)	w.	in all other		
	RS1 0 1 1 OV: Overfl This bit is • An ADD, • A MUL ir • A DIV ins The OV bir cases. F1: User F	RS0 0 1 0 1 ow Flag. set to 1 un ADDC, or struction ra truction ca t is cleared	Register Bank 0 1 2 3 der the followin SUBB instructi esults in an ove	Addu 0x00- 0x08- 0x10- 0x18- 0x18- on causes erflow (resu by-zero cou pD, ADDC,	ress 0x07 0x07 0x17 0x17 0x1F ances: a sign-cha ult is greate ndition. SUBB, MU	nge overflo r than 255) 'L, and DIV	w. instructions	in all other		
	RS1 0 1 1 OV: Overfl This bit is • An ADD, • A MUL ir • A DIV ins The OV bir cases. F1: User F	RS0 0 1 0 1 ow Flag. set to 1 und ADDC, or astruction re struction ca t is cleared	Register Bank 0 1 2 3 der the followin SUBB instructi esults in an ove auses a divide-t to 0 by the AD	Addu 0x00- 0x08- 0x10- 0x18- 0x18- on causes erflow (resu by-zero cou pD, ADDC,	ress 0x07 0x07 0x17 0x17 0x1F ances: a sign-cha ult is greate ndition. SUBB, MU	nge overflo r than 255) 'L, and DIV	w. instructions	in all other		
Bit1:	RS1 0 0 1 1 0V: Overfl This bit is • An ADD, • A MUL ir • A DIV ins The OV bir cases. F1: User F This is a b PARITY: P	RS0 0 1 0 1 ow Flag. set to 1 un ADDC, or struction re struction ca t is cleared flag 1. it-addressa arity Flag. set to logic	Register Bank 0 1 2 3 der the followin SUBB instructi esults in an ove auses a divide-t to 0 by the AD	Addi 0x00– 0x08– 0x10– 0x18– on causes on causes erflow (result oy-zero con D, ADDC, urpose flag	ress 0x07 0x07 0x17 0x17 0x1F ances: a sign-cha ult is greate ndition. SUBB, MU for use un	nge overflo r than 255) L, and DIV der softwar	w. instructions e control.			



SFR Definition 9.5. ACC: Accumulator

	R/W ACC.7	R/W ACC.6	R/W ACC.5	R/W ACC.4	R/W ACC.3	R/W ACC.2	R/W ACC.1	R/W ACC.0	Reset Value
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(DII	addressable)	0xE0
E		ACC: Accum This register		mulator for	arithmetic o	operations.			

SFR Definition 9.6. B: B Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
						(bi	t addressable)	0xF0		
Bits7–0: B: B Register. This register serves as a second accumulator for certain arithmetic operations.										



9.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 16 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interruptpending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Note: any instruction which clears the EA bit should be immediately followed by an instruction which has two or more opcode bytes. For example:

// in 'C': EA = 0; // clear EA bit EA = 0; // ... followed by another 2-byte opcode

; in assembly:

CLR EA ; clear EA bit CLR EA ; ... followed by another 2-byte opcode

If an interrupt is posted during the execution phase of a "CLR EA" opcode (or any instruction which clears the EA bit), and the instruction is followed by a single-cycle instruction, the interrupt may be taken. If the EA bit is read inside the interrupt service routine, it will return a '0'. When the "CLR EA" opcode is followed by a multi-cycle instruction, the interrupt will not be taken.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

9.3.1. MCU Interrupt Sources and Vectors

The MCU supports 16 interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 9.4 on page 89. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



9.3.2. External Interrupts

The /INT0 and /INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The IN0PL (/INT0 Polarity) and IN1PL (/INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "19.1. Timer 0 and Timer 1" on page 209) select level or edge sensitive. The table below lists the possible configurations.

IT0	IN0PL	/INT0 Interrupt					
1	0	Active low, edge sensitive					
1	1	Active high, edge sensitive					
0	0	Active low, level sensitive					
0	1	Active high, level sensitive					

IT1	IN1PL	/INT1 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensi- tive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

/INT0 and /INT1 are assigned to Port pins as defined in the IT01CF register (see Figure 9.13). Note that /INT0 and /INT0 Port pin assignments are independent of any Crossbar assignments. /INT0 and /INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to /INT0 and/or /INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "14.1. Priority Crossbar Decoder" on page 128 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (IN0PL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

9.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 9.4.



9.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

Note that the CPU is stalled during Flash write/erase operations and USB FIFO MOVX accesses (see Section "12.2. Accessing USB FIFO Space" on page 114). Interrupt service latency will be increased for interrupts occuring while the CPU is stalled. The latency for these situations will be determined by the standard interrupt service procedure (as described above) and the amount of time the CPU is stalled.

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	Ν	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	Ν	ET2 (IE.5)	PT2 (IP.5)
SPI0	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y	N	ESPI0 (IE.6)	PSPI0 (IP.6)
SMB0	0x003B	7	SI (SMB0CN.0)	Y	Ν	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
USB0	0x0043	8	Special	Ν	Ν	EUSB0 (EIE1.1)	PUSB0 (EIP1.1)
ADC0 Window Compare	0x004B	9	ADOWINT (ADC0CN.3)	Y	Ν	EWADC0 (EIE1.2)	PWADC0 (EIP1.2)

Table 9.4. Interrupt Summary



Interrupt Source	Interrupt Vector	Priority Order	Pending Flag		Cleared by HW?	Enable Flag	Priority Control
ADC0 Conversion Complete	0x0053	10	AD0INT (ADC0CN.5)	Y	Ν	EADC0 (EIE1.3)	PADC0 (EIP1.3)
Programmable Counter Array	0x005B	11	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	N	EPCA0 (EIE1.4)	PPCA0 (EIP1.4)
Comparator0	0x0063	12	CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5)	Ν	N	ECP0 (EIE1.5)	PCP0 (EIP1.5)
Comparator1	0x006B	13	CP1FIF (CPT1CN.4) CP1RIF (CPT1CN.5)	Ν	N	ECP1 (EIE1.6)	PCP1 (EIP1.6)
Timer 3 Overflow	0x0073	14	TF3H (TMR3CN.7) TF3L (TMR3CN.6)	Ν	N	ET3 (EIE1.7)	PT3 (EIP1.7)
VBUS Level	0x007B	15	N/A	N/A	N/A	EVBUS (EIE2.0)	PVBUS (EIP2.0)

Table 9.4. Interrupt Summary (Continued)

9.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



C8051F320/1

SFR Definition 9.7. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres			
						(bi	t addressable	e) 0xA8			
Bit7:	EA: Enable A	All Interrupt	s.								
	This bit globa	ally enables	/disables a	II interrupts	. It override	s the individ	dual interru	ipt mask set			
	tings.										
	0: Disable all										
	1: Enable ea										
Bit6:	ESPI0: Enab			•	, ·						
	This bit sets the masking of the SPI0 interrupts.										
	0: Disable all SPI0 interrupts.										
_	1: Enable interrupt requests generated by SPI0.										
Bit5:	ET2: Enable Timer 2 Interrupt.										
	This bit sets the masking of the Timer 2 interrupt.										
	0: Disable Timer 2 interrupt.										
.	1: Enable interrupt requests generated by the TF2L or TF2H flags.										
Bit4:	ES0: Enable UARTO Interrupt.										
	This bit sets the masking of the UART0 interrupt.										
	0: Disable UART0 interrupt. 1: Enable UART0 interrupt.										
Bit3:											
DII.J.	ET1: Enable Timer 1 Interrupt.										
	This bit sets the masking of the Timer 1 interrupt.										
	0: Disable all Timer 1 interrupt.										
Bit2:	1: Enable interrupt requests generated by the TF1 flag. EX1: Enable External Interrupt 1.										
				al Interrunt	1						
	This bit sets the masking of External Interrupt 1. 0: Disable external interrupt 1.										
	1: Enable interrupt requests generated by the /INT1 input.										
Bit1:	ET0: Enable				/inter iniput						
Ditt.	This bit sets		•	ner 0 interri	int						
	0: Disable all		•		,pri						
	1: Enable int		•	ated by the	TF0 flag.						
Bit0:	EX0: Enable		•		ii o nagi						
	This bit sets			al Interrupt	0.						
	0: Disable ex				-						
	1: Enable int			ated by the	/INT0 input						
			solo gonore								



SFR	Definition	9.8.	IP:	Interrupt	Prioritv
••••		••••			

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	PSPI0	PT2	PS0	PT1	PX1	PT0	PX0	1000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
						(bi	t addressable	e) 0xB8				
Bit7:	UNUSED. R	ead = 1b. \	Write = don'i	care.								
Bit6:	UNUSED. Read = 1b, Write = don't care. PSPI0: Serial Peripheral Interface (SPI0) Interrupt Priority Control.											
	This bit sets the priority of the SPI0 interrupt.											
	0: SPI0 interi											
Bit5:	1: SPI0 interrupt set to high priority level. PT2: Timer 2 Interrupt Priority Control.											
	This bit sets				t.							
	0: Timer 2 int											
	1: Timer 2 interrupts set to high priority level.											
Bit4:	PS0: UART0 Interrupt Priority Control.											
	This bit sets the priority of the UART0 interrupt.											
	0: UART0 interrupt set to low priority level.											
	1: UART0 interrupts set to high priority level.											
Bit3:	PT1: Timer 1 Interrupt Priority Control.											
	This bit sets the priority of the Timer 1 interrupt.											
	0: Timer 1 interrupt set to low priority level.											
	1: Timer 1 interrupts set to high priority level.											
Bit2:	PX1: Externa											
	This bit sets the priority of the External Interrupt 1 interrupt.											
	0: External Interrupt 1 set to low priority level.											
	1: External Interrupt 1 set to high priority level.											
Bit1:	PT0: Timer 0											
	This bit sets				t.							
	0: Timer 0 int											
	1: Timer 0 int	•	• •									
Bit0:	PX0: Externa											
	This bit sets				ot 0 interrup	ot.						
	0: External Ir	•										
	1: External Ir	nterrupt 0 s	et to high p	riority level.								



SFR Definition 9.9. EIE1: Extended Interrupt Enable 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
ET3	ECP1	ECP0	EPCA0	EADC0	EWADC0	EUSB0	ESMB0	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xE6					
Bit7:	ET3: Enable Timer 3 Interrupt.												
	This bit sets the masking of the Timer 3 interrupt.												
	0: Disable T												
Dire	1: Enable in				TF3L or TF3	3H flags.							
Bit6:	ECP1: Enab		```										
	This bit sets 0: Disable C			"i interrupt.									
	1: Enable in			ated by the			10						
Bit5:	ECP0: Enab		•				<i>j</i> 5.						
Bito.	This bit sets												
	0: Disable C												
	1: Enable int			ated by the	CP0RIF or (CP0FIF flag	js.						
Bit4:	EPCA0: Ena	able Program	mmable Co	unter Array	(PCA0) Inte	errupt.							
	This bit sets the masking of the PCA0 interrupts.												
	0: Disable all PCA0 interrupts. 1: Enable interrupt requests generated by PCA0.												
Dire													
Bit3:	EADC0: Ena					to interrupt	L						
	This bit sets 0: Disable A					e interrupi	l.						
	1: Enable in					1							
Bit2:	EWADC0: E												
	This bit sets					terrupt.							
	0: Disable A		•		•	•							
	1: Enable in	terrupt requ	Iests genera	ated by AD	C0 Window (Compare fla	ag (AD0WI	NT).					
Bit1:	EUSB0: Ena		•										
	This bit sets			B0 interrup	t.								
	0: Disable a		•										
D:40.	1: Enable in		•		30.								
Bit0:	ESMB0: Ena				+								
	This bit sets 0: Disable a			ibo interrup	·L.								
	1: Enable in		•	ated by SMI	30.								
			Setto genore										




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PT3	PCP1	PCP0	PPCA0	PADC0	PWADC0	PUSB0	PSMB0	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xF6				
Bit7:	PT3: Timer 3 Interrupt Priority Control.											
	This bit sets the priority of the Timer 3 interrupt.											
	0: Timer 3 interrupts set to low priority level.											
	1: Timer 3 interrupts set to high priority level.											
Bit6:	PCP1: Comparator1 (CP1) Interrupt Priority Control.											
	This bit sets the priority of the CP1 interrupt.											
	0: CP1 interrupt set to low priority level.											
	1: CP1 interrupt set to high priority level.											
Bit5:	PCP0: Comp	parator0 (C	P0) Interrup	ot Priority C	ontrol.							
	This bit sets the priority of the CP0 interrupt.											
	0: CP0 interrupt set to low priority level.											
	1: CP0 interrupt set to high priority level.											
Bit4:	PPCA0: Programmable Counter Array (PCA0) Interrupt Priority Control.											
	This bit sets the priority of the PCA0 interrupt.											
	0: PCA0 interrupt set to low priority level.											
	1: PCA0 interrupt set to high priority level.											
Bit3:	PADC0 ADC0 Conversion Complete Interrupt Priority Control.											
	This bit sets the priority of the ADC0 Conversion Complete interrupt.											
	0: ADC0 Conversion Complete interrupt set to low priority level.											
	1: ADC0 Conversion Complete interrupt set to high priority level.											
Bit2:	PWADC0: ADC0 Window Comparator Interrupt Priority Control.											
	This bit sets the priority of the ADC0 Window interrupt.											
	0: ADC0 Window interrupt set to low priority level.											
	1: ADC0 Window interrupt set to high priority level.											
Bit1:	PUSB0: USE	30 Interrup	t Priority Co	ntrol.								
	This bit sets	the priority	of the USB	0 interrupt.								
	0: USB0 inte	errupt set to	low priority	level.								
	0: USB0 interrupt set to low priority level. 1: USB0 interrupt set to high priority level.											
Bit0:	PSMB0: SM				ntrol.							
	This bit sets											
	0: SMB0 inte											
			high priorit									

SFR Definition 9.10. EIP1: Extended Interrupt Priority 1



SFR Definition 9.11. EIE2: Extended Interrupt Enable 2



SFR Definition 9.12. EIP2: Extended Interrupt Priority 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	-	-	-	-	PVBUS	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
	0xF7											
Bits7–1: Bit0:	UNUSED. R PVBUS: VBI This bit sets 0: VBUS inte 1: VBUS inte	US Level In the priority errupt set to	terrupt Prio of the VBU low priority	rity Control. S interrupt. r level.								



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	IN1SL2	IN1SL1	IN1SL0	IN0PL	IN0SL2	IN0SL1	IN0SL0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0xE4
Note: Ref	er to Figure 19	.1 for INT	0/1 edge- o	r level-sens	sitive interru	pt selectior	ı.	-
	C C		Ū.					
	IN1PL: /INT1							
	0: /INT1 input							
	1: /INT1 input		•	D'1.				
Bits6–4:	IN1SL2-0: /IN					a that this m		ontio indo
	These bits sel		•	-		•	-	
	pendent of the peripheral that				•			•
	assign the Por							
	setting to '1' th						i pin (accoi	inplished by
	Setting to 1 ti	ie conesp		ii iegistei i	00Kii <i>j</i> .			
	IN1SL2-0	/INT	1 Port Pin					
	000		P0.0					
	001		P0.1					
	010		P0.2					
	011		P0.3					
	100		P0.4					
	101		P0.5					
	110		P0.6					
	111		P0.7					
Di+2.		Dolority						
	INOPL: /INTO	•						
	0: /INT0 interr	upt is activ						
	0: /INT0 interr 1: /INT0 interr	upt is activ upt is activ	ve high.	on Bits				
	0: /INT0 interr 1: /INT0 interr INT0SL2-0: /I	upt is activ upt is activ NT0 Port	ve high. Pin Selectic		/INT0. Note	e that this p	in assignm	ent is inde-
	0: /INT0 interr 1: /INT0 interr	upt is activ upt is activ NT0 Port ect which	ve high. Pin Selectic Port pin is a	assigned to				
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel	upt is activupt is activupt is activupt is activupt is activupt of the section of	ve high. Pin Selectic Port pin is a r. /INT0 will	assigned to monitor the	e assigned F	Port pin with	out disturb	ing the
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the	upt is activ upt is activ NT0 Port ect which e Crossba t has beer	ve high. Pin Selectic Port pin is a r. /INT0 will n assigned t	assigned to monitor the he Port pin	e assigned F via the Cro	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the peripheral that	upt is activ upt is activ NT0 Port ect which e Crossba t has beer t pin to a p	ve high. Pin Selectic Port pin is a r. /INT0 will n assigned t peripheral if	assigned to monitor the he Port pin it is configu	e assigned F via the Cro red to skip	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the peripheral that assign the Por setting to '1' th	upt is activ upt is activ NT0 Port ect which e Crossba t has been t pin to a p ne corresp	ve high. Pin Selectic Port pin is a r. /INTO will n assigned to peripheral if ponding bit i	assigned to monitor the he Port pin it is configu	e assigned F via the Cro red to skip	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the peripheral that assign the Por setting to '1' the INOSL2-0	upt is activ upt is activ NT0 Port ect which e Crossba t has been t pin to a p ne corresp	ve high. Pin Selectic Port pin is a r. /INT0 will n assigned t peripheral if ponding bit i	assigned to monitor the he Port pin it is configu	e assigned F via the Cro red to skip	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the peripheral that assign the Por setting to '1' the INOSL2-0 000	upt is activ upt is activ NT0 Port ect which e Crossba t has been t pin to a p ne corresp	ve high. Pin Selectic Port pin is a r. /INTO will n assigned to peripheral if ponding bit i O Port Pin P0.0	assigned to monitor the he Port pin it is configu	e assigned F via the Cro red to skip	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the peripheral that assign the Por setting to '1' th INOSL2-0 000 001	upt is activ upt is activ NT0 Port ect which e Crossba t has been t pin to a p ne corresp	ve high. Pin Selectic Port pin is a r. /INTO will n assigned to peripheral if ponding bit i 0 Port Pin P0.0 P0.1	assigned to monitor the he Port pin it is configu	e assigned F via the Cro red to skip	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the peripheral that assign the Pool setting to '1' the INOSL2-0 000 001 010	upt is activ upt is activ NT0 Port ect which e Crossba t has been t pin to a p ne corresp	ve high. Pin Selectic Port pin is a r. /INT0 will n assigned t peripheral if ponding bit i 0 Port Pin P0.0 P0.1 P0.2	assigned to monitor the he Port pin it is configu	e assigned F via the Cro red to skip	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the peripheral that assign the Por setting to '1' the INOSL2-0 000 001 010 011	upt is activ upt is activ NT0 Port ect which e Crossba t has been t pin to a p ne corresp	ve high. Pin Selectic Port pin is a r. /INTO will n assigned to peripheral if ponding bit i 0 Port Pin P0.0 P0.1 P0.2 P0.3	assigned to monitor the he Port pin it is configu	e assigned F via the Cro red to skip	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the peripheral that assign the Por setting to '1' th INOSL2-0 000 001 010 011 100	upt is activ upt is activ NT0 Port ect which e Crossba t has been t pin to a p ne corresp	ve high. Pin Selectic Port pin is a r. /INTO will n assigned to peripheral if ponding bit i O Port Pin P0.0 P0.1 P0.2 P0.3 P0.4	assigned to monitor the he Port pin it is configu	e assigned F via the Cro red to skip	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not
	0: /INT0 interr 1: /INT0 interr INT0SL2–0: /I These bits sel pendent of the peripheral that assign the Por setting to '1' the INOSL2-0 000 001 010 011	upt is activ upt is activ NT0 Port ect which e Crossba t has been t pin to a p ne corresp	ve high. Pin Selectic Port pin is a r. /INTO will n assigned to peripheral if ponding bit i 0 Port Pin P0.0 P0.1 P0.2 P0.3	assigned to monitor the he Port pin it is configu	e assigned F via the Cro red to skip	Port pin with ssbar. The	out disturb Crossbar v	ing the vill not



9.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all interrupts, are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not affected). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 1.15 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished through system clock and individual peripheral management. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consumption considerably; however a reset is required to restart the MCU.

The internal oscillator can be placed in Suspend mode (see Section "13. Oscillators" on page 116). In Suspend mode, the internal oscillator is stopped until a non-idle USB event is detected, or the VBUS input signal matches the polarity selected by the VBPOL bit in register REGOCN (Figure 8.1 on Page 70).

9.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section "10.6. PCA Watchdog Timer Reset" on page 102 for more information on the use and configuration of the WDT.

9.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout of 100 µsec.



R/W GF5	R/W GF4	R/W GF3	R/W GF2	R/W GF1	R/W GF0	R/W STOP	R/W IDLE	Reset Value	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x87	
Bits7–2:	Bits7–2: GF5–GF0: General Purpose Flags 5–0. These are general purpose flags for use under software control.								
Bit1:	STOP: Stop Mode Select. Setting this bit will place the CIP-51 in Stop mode. This bit will always be read as 0. 1: CPU goes into Stop mode (internal oscillator stopped).								
 Bit0: IDLE: Idle Mode Select. Setting this bit will place the CIP-51 in Idle mode. This bit will always be read as 0. 1: CPU goes into Idle mode. (Shuts off clock to CPU, but clock to Timers, Interrupts, Serial Ports, and Analog Peripherals are still active.) 									

SFR Definition 9.14. PCON: Power Control

10. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pull-ups are enabled during and after the reset. For VDD Monitor and Power-On Resets, the /RST pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to Section "13. Oscillators" on page 116 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (Section "20.3. Watchdog Timer Mode" on page 236 details the use of the Watchdog Timer). Program execution begins at location 0x0000.




Figure 10.1. Reset Sources



C8051F320/1

10.1. Power-On Reset

During power-up, the device is held in a reset state and the /RST pin is driven low until VDD settles above V_{RST} . A Power-On Reset delay ($T_{PORDelay}$) occurs before the device is released from reset; this delay is typically less than 0.3 ms. Figure 10.2. plots the power-on and VDD monitor reset timing.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data memory should be assumed to be undefined after a power-on reset. The VDD monitor is enabled following a power-on reset.

Software can force a power-on reset by writing '1' to the PINRSF bit in register RSTSRC.




Figure 10.2. Power-On and VDD Monitor Reset Timing




10.2. Power-Fail Reset / VDD Monitor

When a power-down transition or power irregularity causes VDD to drop below V_{RST} , the power supply monitor will drive the /RST pin low and hold the CIP-51 in a reset state (see Figure 10.2). When VDD returns to a level above V_{RST} , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below the level required for data retention. If the PORSF flag reads '1', the data may no longer be valid. The VDD monitor is enabled after power-on resets; however its defined state (enabled/disabled) is not altered by any other reset source. For example, if the VDD monitor is enabled and a software reset is performed, the VDD monitor will still be enabled after the reset.

Important Note: The VDD monitor must be enabled before it is selected as a reset source. Selecting the VDD monitor as a reset source before it is enabled and stabilized will cause a system reset. The procedure for configuring the VDD monitor as a reset source is shown below:

- Step 1. Enable the VDD monitor (VDM0CN.7 = '1').
- Step 2. Wait for the VDD monitor to stabilize (see Table 10.1 for the VDD Monitor turn-on time).
- Step 3. Select the VDD monitor as a reset source (RSTSRC.1 = '1').

See Figure 10.2 for VDD monitor timing. See Table 10.1 for complete electrical characteristics of the VDD monitor.



SFR Definition 10.1. VDM0CN: VDD Monitor Control



10.3. External Reset

The external /RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the /RST pin generates a reset; an external pull-up and/or decoupling of the /RST pin may be necessary to avoid erroneous noise-induced resets. See Table 10.1 for complete /RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

10.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If more than 100 µs pass between rising edges on the system clock, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read '1', signifying the MCD as the reset source; otherwise, this bit reads '0'. Writing a '1' to the MCDRSF bit enables the Missing Clock Detector; writing a '0' disables it. The state of the /RST pin is unaffected by this reset.

10.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), a system reset is generated. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

Note: When Comparator0 is not enabled but is enabled as a reset source, a reset will not be generated.

10.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "20.3. Watchdog Timer Mode" on page 236; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to '1'. The state of the /RST pin is unaffected by this reset.

10.7. Flash Error Reset

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A Flash write or erase is attempted above user code space. This occurs when PSWE is set to '1' and a MOVX write operation is attempted above address 0x3DFF.
- A Flash read is attempted above user code space. This occurs when a MOVC operation is attempted above address 0x3DFF.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above 0x3DFF.
- A Flash read, write or erase attempt is restricted due to a Flash security setting (see Section "11.3. Security Options" on page 108).

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the /RST pin is unaffected by this reset.



10.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the /RST pin is unaffected by this reset.

10.9. USB Reset

Writing '1' to the USBRSF bit in register RSTSRC selects USB0 as a reset source. With USB0 selected as a reset source, a system reset will be generated when either of the following occur:

- 1. RESET signaling is detected on the USB network. The USB Function Controller (USB0) must be enabled for RESET signaling to be detected. See Section "15. Universal Serial Bus Controller (USB)" on page 139 for information on the USB Function Controller.
- 2. The voltage on the VBUS pin matches the polarity selected by the VBPOL bit in register REG0CN. See Section "8. Voltage Regulator (REG0)" on page 67 for details on the VBUS detection circuit.

The USBRSF bit will read '1' following a USB reset. The state of the /RST pin is unaffected by this reset.



SFR Definition 10.2. RSTSRC: Reset Source

R/W	R	R/W	R/W	R	R/W	R/W	R	Reset Value									
USBRS	F FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable									
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:									
								0xEF									
Bit7:	USBRSF: USB Reset Flag																
	0: Read: Last reset was not a USB reset; Write: USB resets disabled.																
	1: Read: Last reset was a USB reset; Write: USB resets enabled.																
Bit6:	FERROR: Flash Error Indicator.																
	0: Source of					ror.											
	1: Source of																
Bit5:	CORSEF: Co					-											
	0: Read: So	urce of last	reset was i	not Compara	ator0; Write	: Compara	tor0 is not a	a reset									
	source.			•	o w.: o		•••••••										
	1: Read: So		reset was (Comparator	0; Write: Co	omparatoru	is a reset s	source									
Dit4	(active-low). SWRSF: So		t Earaa an														
Bit4:	0: Read: So			•	a tha SM/PS	E hit: Write		ŀ									
	1: Read: So																
Bit3:	WDTRSF: W					I.C. 1 01003	a system t										
Bito.	0: Source of	0		0	_												
	1: Source of																
Bit2:	MCDRSF: N	lissing Cloc	k Detector	Flag.													
	0: Read: So				g Clock Det	ector timed	out; Write: I	Vissing									
	Clock Detec	tor disabled															
	1: Read: So	urce of last	reset was a	a Missing C	lock Detecto	or timeout;	Write: Miss	ing Clock									
	 Detector enabled; triggers a reset if a missing clock condition is detected. PORSF: Power-On / VDD Monitor Reset Flag. 																
Bit1:																	
	This bit is se																
	monitor as a reset source. Note: writing '1' to this bit before the VDD monitor is enabled and stabilized can cause a system reset. See register VDM0CN (Figure 10.1).																
	0: Read: Last reset was not a power-on or VDD monitor reset; Write: VDD monitor is not a reset source.																
	 Read: Last reset was a power-on or VDD monitor reset; all other reset flags indet nate; Write: VDD monitor is a reset source. 																
Bit0:	PINRSF: HV																
2.101			0	T pin.													
		0: Source of last reset was not /RST pin. 1: Source of last reset was /RST pin.															
Note: For bits that act as both reset source enables (on a write) and reset indicator flags (on a read), read-modify-write instructions read and modify the source enable only. This applies to																	
bits: USBRSF, CORSEF, SWRSF, MCDRSF, PORSF.																	
								. , , , ,									



Table 10.1. Reset Electrical Characteristics

-40°C to +85°C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
/RST Output Low Voltage	I_{OL} = 8.5 mA, VDD = 2.7 V to 3.6 V			0.6	V
/RST Input High Voltage		0.7 x VDD			V
/RST Input Low Voltage				0.3 x VDD	
/RST Input Pull-Up Current	/RST = 0.0 V		25	40	μA
VDD POR Threshold (V _{RST})		2.40	2.55	2.70	V
Missing Clock Detector Timeout	Time from last system clock rising edge to reset initiation	100	220	500	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	5.0			μs
Minimum /RST Low Time to Generate a System Reset		15			μs
VDD Monitor Turn-on Time		100			μs
VDD Monitor Supply Current			20	50	μA



C8051F320/1



11. Flash Memory

On-chip, re-programmable Flash memory is included for program code and non-volatile data storage. The Flash memory can be programmed in-system, a single byte at a time, through the C2 interface or by software using the MOVX instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. Code execution is stalled during a Flash write/erase operation. Refer to Table 11.1 for complete Flash memory electrical characteristics.

11.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the C2 interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program Flash memory, see Section "21. C2 Interface" on page 245.

To ensure the integrity of Flash contents, it is strongly recommended that the on-chip VDD Monitor be enabled in any system that includes code that writes and/or erases Flash memory from software.

11.1.1. Flash Lock and Key Functions

Flash writes and erases by user software are protected with a lock and key function. The Flash Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash write or erase is attempted before the key codes have been written properly. The Flash lock resets after each write or erase; the key codes must be written again before a following Flash operation can be performed. The FLKEY register is detailed in Figure 11.2.

11.1.2. Flash Erase Procedure

The Flash memory can be programmed by software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by: (1) Writing the Flash key codes in sequence to the Flash Lock register (FLKEY); and (2) Setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target Flash memory). The PSWE bit remains set until cleared by software.

A write to Flash memory can clear bits to logic 0 but cannot set them; only an erase operation can set bits to logic 1 in Flash. A byte location to be programmed must be erased before a new value is written. The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- Step 1. Disable interrupts (recommended).
- Step 2. Write the first key code to FLKEY: 0xA5.
- Step 3. Write the second key code to FLKEY: 0xF1.
- Step 4. Set the PSEE bit (register PSCTL).
- Step 5. Set the PSWE bit (register PSCTL).
- Step 6. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.
- Step 7. Clear the PSWE bit (register PSCTL).
- Step 8. Clear the PSEE bit (register PSCTI).



11.1.3. Flash Write Procedure

Flash bytes are programmed by software with the following sequence:

- Step 1. Disable interrupts (recommended).
- Step 2. Erase the 512-byte Flash page containing the target location, as described in Section 11.1.2.
- Step 3. Write the first key code to FLKEY: 0xA5.
- Step 4. Write the second key code to FLKEY: 0xF1.
- Step 5. Set the PSWE bit (register PSCTL).
- Step 6. Clear the PSEE bit (register PSCTL).
- Step 7. Using the MOVX instruction, write a single data byte to the desired location within the 512byte sector.
- Step 8. Clear the PSWE bit (register PSCTL).

Steps 3-8 must be repeated for each byte to be written. After Flash writes are complete, PSWE should be cleared so that MOVX instructions do not target program memory.

Parameter	Conditions	Min	Тур	Max	Units			
Flash Size	C8051F320/1	16384*			bytes			
Endurance		20k	100k		Erase/Write			
Erase Cycle Time	25 MHz System Clock	10	15	20	ms			
Write Cycle Time 25 MHz System Clock 40 55 70 µs								
*Note: 512 bytes at location	Note: 512 bytes at location 0x3E00 to 0x3FFF are reserved.							

Table 11.1. Flash Electrical Characteristics

11.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.



11.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to '1' before software can modify the Flash memory; both PSWE and PSEE must be set to '1' before software can erase Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security mechanism allows the user to lock *n* 512-byte Flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where *n* is the 1's compliment number represented by the Security Lock Byte. See example below.

Security Lock Byte:	11111101b			
1's Compliment:	0000010b			
Flash pages locked:	2			
Addresses locked:	0x0000 to 0x03FF			

Important Notes About the Flash Security:

- 1. Clearing any bit of the Lock Byte to '0' will lock the Flash page containing the Lock Byte (in addition to the selected pages).
- 2. Locked pages cannot be read, written, or erased via the C2 interface.
- 3. Locked pages cannot be read, written, or erased by user firmware executing from unlocked memory space.
- 4. User firmware executing in a locked page may read and write Flash memory in any locked or unlocked page excluding the reserved area.
- 5. User firmware executing in a locked page may erase Flash memory in any locked or unlocked page excluding the reserved area and the page containing the Lock Byte.
- 6. Locked pages can only be unlocked through the C2 interface with a C2 Device Erase command.
- 7. If a user firmware Flash access attempt is denied (per restrictions #3, #4, and #5 above), a Flash Error system reset will be generated.




Figure 11.1. Flash Program Memory Map and Security Byte



C8051F320/1

The level of Flash security depends on the Flash access method. The three Flash access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages. Table 11.2 summarizes the Flash security features of the 'F320/1 devices.

Action	C2 Debug	User Firmware e	xecuting from:
	Interface	an unlocked page	a locked page
Read, Write or Erase unlocked pages (except page with Lock Byte)	Permitted	Permitted	Permitted
Read, Write or Erase locked pages (except page with Lock Byte)	Not Permitted	FEDR	Permitted
Read or Write page containing Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted
Read or Write page containing Lock Byte (if any page is locked)	Not Permitted	FEDR	Permitted
Read contents of Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted
Read contents of Lock Byte (if any page is locked)	Not Permitted	FEDR	Permitted
Erase page containing Lock Byte (if no pages are locked)	Permitted	FEDR	FEDR
Erase page containing Lock Byte - Unlock all pages (if any page is locked)	Only C2DE	FEDR	FEDR
Lock additional pages (change '1's to '0's in the Lock Byte)	Not Permitted	FEDR	FEDR
Unlock individual pages (change '0's to '1's in the Lock Byte)	Not Permitted	FEDR	FEDR
Read, Write or Erase Reserved Area	Not Permitted	FEDR	FEDR

Table 11.2. Flash Security Summary

C2DE - C2 Device Erase (Erases all Flash pages including the page containing the Lock Byte) FEDR - Not permitted; Causes Flash Error Device Reset (FERROR bit in RSTSRC is '1' after reset)

- All prohibited operations that are performed via the C2 interface are ignored (do not cause device reset).

- Locking any Flash page also locks the page containing the Lock Byte.
- Once written to, the Lock Byte cannot be modified except by performing a C2 Device Erase.
- If user code writes to the Lock Byte, the Lock does not take effect until the next device reset.



11.4. Flash Write and Erase Guidelines

Any system which contains routines which write or erase Flash memory from software involves some risk that the write or erase routines will execute unintentionally if the CPU is operating outside its specified operating range of VDD, system clock frequency, or temperature. This accidental execution of Flash modifying code can result in alteration of Flash memory contents causing a system failure that is only recoverable by re-Flashing the code in the device.

To help prevent the accidental modification of Flash by firmware, the VDD Monitor must be enabled and enabled as a reset source on C8051F32x devices for the Flash to be successfully modified. If either the VDD Monitor or the VDD Monitor reset source is not enabled, a Flash Error Device Reset will be generated when the firmware attempts to modify the Flash.

The following guidelines are recommended for any system that contains routines which write or erase Flash from code.

11.4.1. VDD Maintenance and the VDD Monitor

- 1. If the system power supply is subject to voltage or current "spikes," add sufficient transient protection devices to the power supply to ensure that the supply voltages listed in the Absolute Maximum Ratings table are not exceeded.
- Make certain that the minimum VDD rise time specification of 1 ms is met. If the system cannot
 meet this rise time specification, then add an external VDD brownout circuit to the /RST pin of
 the device that holds the device in reset until VDD reaches 2.7 V and re-asserts /RST if VDD
 drops below 2.7 V.
- 3. Keep the on-chip VDD Monitor enabled and enable the VDD Monitor as a reset source as early in code as possible. This should be the first set of instructions executed after the Reset Vector. For 'C'-based systems, this will involve modifying the startup code added by the 'C' compiler. See your compiler documentation for more details. Make certain that there are no delays in software between enabling the VDD Monitor and enabling the VDD Monitor as a reset source. Code examples showing this can be found in AN201, "Writing to Flash from Firmware", available from the Silicon Laboratories web site.
- 4. As an added precaution, explicitly enable the VDD Monitor and enable the VDD Monitor as a reset source inside the functions that write and erase Flash memory. The VDD Monitor enable instructions should be placed just after the instruction to set PSWE to a '1', but before the Flash write or erase operation instruction.
- 5. Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For example, "RSTSRC = 0x02" is correct, but "RSTSRC |= 0x02" is incorrect.
- 6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a '1'. Areas to check are initialization code which enables other reset sources, such as the Missing Clock Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.



11.4.2. 16.4.2 PSWE Maintenance

- 7. Reduce the number of places in code where the PSWE bit (b0 in PSCTL) is set to a '1'. There should be exactly one routine in code that sets PSWE to a '1' to write Flash bytes and one routine in code that sets both PSWE and PSEE both to a '1' to erase Flash pages.
- 8. Minimize the number of variable accesses while PSWE is set to a '1'. Handle pointer address updates and loop maintenance outside the "PSWE = 1; ... PSWE = 0;" area. Code examples showing this can be found in AN201, "Writing to Flash from Firmware", available from the Silicon Laboratories web site.
- 9. Disable interrupts prior to setting PSWE to a '1' and leave them disabled until after PSWE has been reset to '0'. Any interrupts posted during the Flash write or erase operation will be serviced in priority order after the Flash operation has been completed and interrupts have been re-enabled by software.
- 10. Make certain that the Flash write and erase pointer variables are not located in XRAM. See your compiler documentation for instructions regarding how to explicitly locate variables in different memory areas.
- 11. Add address bounds checking to the routines that write or erase Flash memory to ensure that a routine called with an illegal address does not result in modification of the Flash.

11.4.3. System Clock


- 12. If operating from an external crystal, be advised that crystal performance is susceptible to electrical interference and is sensitive to layout and to changes in temperature. If the system is operating in an electrically noisy environment, use the internal oscillator or use an external CMOS clock.
- 13. If operating from the external oscillator, switch to the internal oscillator during Flash write or erase operations. The external oscillator can continue to run, and the CPU can switch back to the external oscillator after the Flash operation has completed.



SFR Definition 11.1. PSCTL: Program Store R/W Control

R/\	V	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-		-	-	-	-	Reserved	PSEE	PSWE	00000000
Bit	7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
									0x8F
Bits7– Bit2: Bit1:	F F S tu F tu C C C C	o be erased Flash memo ion address D: Flash prog SWE: Prog Setting this b vrite instruct D: Writes to l	lead = 0b. N ram Store E bit (in combi I. If this bit is ry using the ed by the N gram memo gram memo gram Store N bit allows wittion. The Fla Flash program	Aust Write = rase Enable nation with s logic 1 and MOVX instru- ory erasure Write Enable riting a byte ash location am memory	= 0b. e PSWE) allo d Flash writ truction will ction. The v disabled. enabled. e of data to to n should be v disabled.	ows an entire es are enab erase the e value of the he Flash pro erased befo ne MOVX w	oled (PSWE ntire page a data byte w ogram men ore writing o	is logic 1) that contair vritten does nory using data.	, a write to as the loca- a not matter.

SFR Definition 11.2. FLKEY: Flash Lock and Key





SFR Definition 11.3. FLSCL: Flash Scale

R/W	R/W Reserved	Reset Value						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Bit/	DIIO	ыю	BII4	БІІЗ	BILZ	BILI	BIU	0xB6
Bits7:								
Bits6–0:	RESERVED	. Read = 00	0000b. Mu	st Write 000	0000b.			



12. External RAM

The C8051F320/1 devices include 2048 bytes of on-chip XRAM. This XRAM space is split into user RAM (addresses 0x0000 - 0x03FF) and USB0 FIFO space (addresses 0x0400 - 0x07FF).




Figure 12.1. External Ram Memory Map

12.1. Accessing User XRAM

XRAM can be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using MOVX indirect addressing mode. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN as shown in Figure 12.1). Note: the MOVX instruction is also used for writes to the Flash memory. See Section "11. Flash Memory" on page 106 for details. The MOVX instruction accesses XRAM by default.

For any of the addressing modes the upper 5 bits of the 16-bit external data memory address word are "don't cares". As a result, the 2048-byte RAM is mapped modulo style over the entire 64k external data memory address range. For example, the XRAM byte at address 0x0000 is also at address 0x0800, 0x1000, 0x1800, 0x2000, etc.

Important Note: The upper 1k of the 2k XRAM functions as USB FIFO space. See Section 12.2 for details on accessing this memory space.

12.2. Accessing USB FIFO Space

The upper 1k of XRAM functions as USB FIFO space. Figure 12.2 shows an expanded view of the FIFO space and user XRAM. FIFO space is accessed via USB FIFO registers; see Section "15.5. FIFO Management" on page 147 for more information on accessing these FIFOs. The MOVX instruction should not be used to load or modify USB data in the FIFO space.

Unused areas of the FIFO space may be used as general purpose XRAM, accessible as described in Section 12.1. The FIFO block operates on the USB clock domain; thus the USB clock must be active when accessing FIFO space. Note that the number of SYSCLK cycles required by the MOVX instruction is increased when accessing USB FIFO space.

Important Note: The USB clock must be active when accessing FIFO space.






Figure 12.2. XRAM Memory Map Expanded View

,	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	-	-	-	-	-	PGSEL2	PGSEL1	PGSEL0	00000000		
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
			0xAA								
		Unused: Rea PGSEL[2:0]: The XRAM F address whe RAM. The up the entire 64	XRAM Page Page Select on using an oper 5-bits a	ge Select Bi Bits provid 8-bit MOVA are "don't ca	its. e the high t (command ires", so the	, effectively 2k address	selecting a	256-byte p	age of		



13. Oscillators

C8051F320/1 devices include a programmable internal oscillator, an external oscillator drive circuit, and a 4x Clock Multiplier. The internal oscillator can be enabled/disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 13.1. The system clock (SYSCLK) can be derived from the internal oscillator, external oscillator circuit, or the 4x Clock Multiplier divided by 2. The USB clock (USBCLK) can be derived from the internal oscillator, external oscillator, external oscillator, external oscillator, or 4x Clock Multiplier. Oscillator electrical specifications are given in Table 13.3 on page 125.




Figure 13.1. Oscillator Diagram

13.1. Programmable Internal Oscillator

All C8051F320/1 devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be programmed via the OSCICL register as defined by Equation 13.1, where f_{BASE} is the frequency of the internal oscillator following a reset, ΔT is the change in internal oscillator period, and $\Delta OSCICL$ is a change to the value held in register OSCICL.



Equation 13.1. Typical Change in Internal Oscillator Period with OSCICL

$$\Delta T \cong 0.0025 \times \frac{1}{f_{BASE}} \times \Delta OSCICL$$

On C8051F320/1 devices, OSCICL is factory calibrated to obtain a 12 MHz base frequency (f_{BASE}). Section 13.1.1 details oscillator programming for C8051F320/1 devices. Electrical specifications for the precision internal oscillator are given in Table 13.3 on page 125. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN. The divide value defaults to 8 following a reset.

13.1.1. Programming the Internal Oscillator on C8051F320/1 Devices

The OSCICL reset value is factory calibrated to result in a 12 MHz internal oscillator with a \pm 1.5% accuracy; this frequency is suitable for use as the USB clock (see Section 13.4). Software may modify the frequency of the internal oscillator as described below.

Important Note: Once the internal oscillator frequency has been modified, the internal oscillator may not be used as the USB clock as described in Section 13.4. The internal oscillator frequency will reset to its original factory-calibrated frequency following any device reset, at which point the oscillator is suitable for use as the USB clock.

Software should read and adjust the value of OSCICL according to Equation 13.1 to obtain the desired frequency. The example below shows how to obtain an 11.6 MHz internal oscillator frequency.

 f_{BASE} is the internal oscillator reset frequency; T_{BASE} is the reset oscillator period. f_{DES} is the desired internal oscillator frequency; T_{DES} is the desired oscillator period.

$$f_{BASE} = 1200000 Hz \qquad f_{DES} = 11600000 Hz$$

$$T_{BASE} = \frac{1}{12000000} s \qquad T_{DES} = \frac{1}{11600000} s$$

The required change in period (ΔT_{DES}) is the difference between the base period and the desired period.

$$\Delta T_{DES} = \frac{1}{11600000} - \frac{1}{12000000} = 2.87 \times 10^{-9} s$$

Using Equation 13.1 and the above calculations, find $\triangle OSC/CL$:

$$2.87 \times 10^{-9} = 0.0025 \times \frac{1}{f_{BASE}} \times \Delta OSCICL$$

 $\Delta OSCICL = 13.79$

△OSC/CL is rounded to the nearest integer (14) and added to the reset value of register OSCICL.



Important Note: If the sum of the reset value of OSCICL and \triangle OSCICL is greater than 31 or less than 0, then the device will not be capable of producing the desired frequency.

13.1.2. Internal Oscillator Suspend Mode

The internal oscillator may be placed in Suspend mode by writing '1' to the SUSPEND bit in register OSCICN. In Suspend mode, the internal oscillator is stopped until a non-idle USB event is detected (Section 15) or VBUS matches the polarity selected by the VBPOL bit in register REG0CN (Section 8.2). The transceiver is able to detect non-idle USB events even when it is placed in Suspend mode. On a non-idle USB event, a Resume interrupt is generated, on receipt of which the PHYEN bit should be set to '1' to re-enable the transceiver.

DAA	P	D 44/	-		DAM	DAM	DAA	Deschilder	
R/W	R	R/W	R	R/W	R/W	R/W	R/W	Reset Value	
IOSCEN	N IFRDY	SUSPEND	-	-	-	IFCN1	IFCN0	10000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xB2	
Bit7:	Bit7: IOSCEN: Internal Oscillator Enable Bit. 0: Internal Oscillator Disabled. 1: Internal Oscillator Enabled.								
Bit6:									
Bit5:	Writing a '1'	Force Suspe to this bit wil ne next non-io 8.1).	I force the						
Bits4–2:	UNUSED. F	Read = $000b$,	Write = do	on't care.					
Bits1–0:		ternal Oscilla			ol Bits.				
	00: SYSCL	K derived from	n Internal (Oscillator di	ivided by 8.				
	01: SYSCL	< derived fror	n Internal	Oscillator di	ivided by 4.				
	10: SYSCLł	K derived from	n Internal	Oscillator di	ivided by 2.				
	 SYSCLK derived from Internal Oscillator divided by 2. SYSCLK derived from Internal Oscillator divided by 1. 								

SFR Definition 13.1. OSCICN: Internal Oscillator Control

SFR Definition 13.2. OSCICL: Internal Oscillator Calibration

R/W	R/W	R/W	R/W	R/W	R/W OSCCAL	R/W	R/W	Reset Value Variable		
		-								
Bit7	Bit6	Bit5	Bit4	Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: 0xB3						
Bits7–5: Unused: Read = varies. Write = don't care. Bits4–0: OSCCAL: Oscillator Calibration Value These bits determine the internal oscillator period as per Equation 13.1.										
	Note: The contents of this register are undefined when Clock Recovery is enabled. See Section "15.4. USB Clock Configuration" on page 146 for details on Clock Recovery.									



C8051F320/1

13.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 13.1. A 10 M Ω resistor also must be wired across the XTAL1 and XTAL2 pins for the crystal/resonator configuration. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 pin as shown in Option 2, 3, or 4 of Figure 13.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see Figure 13.3)

Important Note on External Oscillator Usage: Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.2 and P0.3 are used as XTAL1 and XTAL2 respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.3 is used as XTAL2. The Port I/O Crossbar should be configured to skip the Port pins used by the oscillator circuit; see Section "14.1. Priority Crossbar Decoder" on page 128 for Crossbar configuration. Additionally, when using the external oscillator circuit in crystal/resonator, capacitor, or RC mode, the associated Port pins should be configured as **analog inputs**. In CMOS clock mode, the associated pin should be configured as a **digital input**. See Section "14.2. Port I/O Initialization" on page 130 for details on Port input mode selection.

13.2.1. Clocking Timers Directly Through the External Oscillator

The external oscillator source divided by eight is a clock option for the timers (Section "19. Timers" on page 209) and the Programmable Counter Array (PCA) (Section "20. Programmable Counter Array (PCA0)" on page 227). When the external oscillator is used to clock these peripherals, but is not used as the system clock, the external oscillator frequency must be less than or equal to the system clock frequency. In this configuration, the clock supplied to the peripheral (external oscillator / 8) is synchronized with the system clock; the jitter associated with this synchronization is limited to ± 0.5 system clock cycles.

13.2.2. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 13.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in Figure 13.3 (OSCXCN register). For example, a 12 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- Step 1. Enable the external oscillator.
- Step 2. Wait at least 1 ms.
- Step 3. Poll for XTLVLD => '1'.
- Step 4. Switch the system clock to the external oscillator.

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.



13.2.3. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 13.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 k Ω and C = 50 pF:

f = 1.23(10³) / RC = 1.23(10³) / [246 x 50] = 0.1 MHz = 100 kHz

Referring to the table in Figure 13.3, the required XFCN setting is 010b. Programming XFCN to a higher setting in RC mode will improve frequency accuracy at an increased external oscillator supply current.

13.2.4. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 13.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume VDD = 3.0 V and C = 50 pF:

f = KF / (C x VDD) = KF / (50 x 3) MHz f = KF / 150 MHz

If a frequency of roughly 150 kHz is desired, select the K Factor from the table in Figure 13.3 as KF = 22:

f = 22 / 150 = 0.146 MHz, or 146 kHz

Therefore, the XFCN value to use in this example is 011b.



SFR Definition 13.3. OSCXCN: External Oscillator Control

R	R/W	R/W	R/W	R	R/W	R/W	R/W	Reset Value	
XTLVL			XOSCMD0		XFCN2	XFCN1		00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xB1	
Bit7:		vetal Oscilla	tor Valid Ela	a					
Ditr.	XTLVLD: Crystal Oscillator Valid Flag. (Read only when XOSCMD = 11x.)								
	0: Crystal O			vet stabl	e.				
			inning and s		•••				
Bits6-4:	•								
	00x: Externa	al Oscillator	circuit off.						
	010: Externa	al CMOS Clo	ock Mode.						
	011: Externa			th divide l	oy 2 stage.				
	100: RC Os								
	101: Capaci								
	110: Crystal								
D:+2.	•		lode with div	-	stage.				
Bit3: Bits2–0:	RESERVED XFCN2-0: E				trol Rite				
DII52-0.	000–111: Se				III DIIS.				
					()/00011D		<u> </u>		
	XFCN		$OSCMD = 1^{\circ}$	1x) RC	(XOSCMD	,	C (XOSCM	,	
	000		32 kHz		f ≤ 25 kH		K Factor =		
	001		$< f \le 84 \text{ kHz}$		$kHz < f \le 5$		K Factor		
	010		$< f \le 225 \text{ kHz}$		$kHz < f \le 10$		K Factor		
	011		< f ≤ 590 kH		$kHz < f \le 2$		K Factor		
	100		< f ≤ 1.5 MH		$kHz < f \le 4$		K Factor		
	101		$z < f \le 4$ MHz		$kHz < f \le 8$		K Factor :		
	110		$< f \le 10 \text{ MHz}$		$kHz < f \le 1$		K Factor :		
	111	10 MHZ	< f ≤ 30 MH:	Z 1.6	$MHz < f \le 3$.2 MHZ	K Factor =	: 1590	
CRYSTA	L MODE (Cir								
	Choose XFC	CN value to	match crysta	al or resor	nator freque	ency.			
			1. Online C	VOCOL					
RC MOD	E (Circuit from	-	•		,				
	Choose XF			ency rang	le:				
	$f = 1.23(10^3)$								
	f = frequenc C = capacito								
	R = Pull-up								
			0 111 1/22						
	(Circuit from	Figure 13.1	. Option 3: X	OSCMD	= 10x)				
						ed:			
	Choose K Factor (KF) for the oscillation frequency desired: f = KF / (C * VDD), where								
	f = frequency of clock in MHz								
	C = capacitor value the XTAL2 pin in pF								
	VDD = Powe	er Supply or	MCU in vol	ts					



13.3. 4x Clock Multiplier

The 4x Clock Multiplier allows a 12 MHz oscillator to generate the 48 MHz clock required for Full Speed USB communication (see Section "15.4. USB Clock Configuration" on page 146). A divided version of the Multiplier output can also be used as the system clock. See Section 13.4 for details on system clock and USB clock source selection.

The 4x Clock Multiplier is configured via the CLKMUL register. The procedure for configuring and enabling the 4x Clock Multiplier is as follows:

- 1. Reset the Multiplier by writing 0x00 to register CLKMUL.
- 2. Select the Multiplier input source via the MULSEL bits.
- 3. Enable the Multiplier with the MULEN bit (CLKMUL | = 0x80).
- 4. Delay for >5 µs.
- 5. Initialize the Multiplier with the MULINIT bit (CLKMUL | = 0xC0).
- 6. Poll for MULRDY = '1'.

Important Note: When using an external oscillator as the input to the 4x Clock Multiplier, the external source must be enabled and stable before the Multiplier is initialized. See Section 13.4 for details on selecting an external oscillator source.

SFR Definition 13.4. CLKMUL: Clock Multiplier Control

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value	
MULEN	-	MULRDY	-	-	-	-	SEL	00000000	
_	_								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address	
								0xB9	
Bit7:	Bit7: MULEN: Clock Multiplier Enable								
DIL7.		•							
	0: Clock Mul	•							
Bit6:	1: Clock Mul								
DILO.	MULINIT: CI				aria anable		المعامم المعام	n n n (1) to	
	This bit shou								
	this bit will in			blier. The Mi		reads 1 wh	en the Cloc	ck multiplier	
Dire	is stabilized.		D. D. J						
Bit5:	MULRDY: C	•	•						
	This read-or	•		us of the Cl	ock Multipli	er.			
	0: Clock Mul		•						
	1: Clock Mul								
	Unused. Rea								
Bits1–0:	MULSEL: C								
	These bits s	elect the clo	ock supplied	d to the Clo	ck Multiplier	r.			
	MU	LSEL	S	elected Cl	ock				
		00	In	ternal Oscil	ator				
	01 External Oscillator								
		10	Exte	ernal Oscilla	itor / 2				
	11 RESERVED								



13.4. System and USB Clock Selection

The internal oscillator requires little start-up time and may be selected as the system or USB clock immediately following the OSCICN write that enables the internal oscillator. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. **To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD.** RC and C modes typically require no startup time.

13.4.1. System Clock Selection

The CLKSL[1:0] bits in register CLKSEL select which oscillator source is used as the system clock. CLKSL[1:0] must be set to 01b for the system clock to run from the external oscillator; however the external oscillator may still clock certain peripherals (timers, PCA, USB) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal oscillator, external oscillator, and 4x Clock Multiplier so long as the selected oscillator is enabled and has settled.

13.4.2. USB Clock Selection

The USBCLK[2:0] bits in register CLKSEL select which oscillator source is used as the USB clock. The USB clock may be derived from the 4x Clock Multiplier output, a divided version of the internal oscillator, or a divided version of the external oscillator. Note that the USB clock must be 48 MHz when operating USB0 as a Full Speed Function; the USB clock must be 6 MHz when operating USB0 as a Low Speed Function. See Figure 13.5 for USB clock selection options.

Some example USB clock configurations for Full and Low Speed mode are given below:

Internal Oscillator							
Clock Signal	Input Source Selection	Register Bit Settings					
USB Clock	Clock Multiplier	USBCLK = 000b					
Clock Multiplier Input	Internal Oscillator*	MULSEL = 00b					
Internal Oscillator	Divide by 1	IFCN = 11b					
External Oscillator							
Clock Signal	Input Source Selection	Register Bit Settings					
USB Clock	Clock Multiplier	USBCLK = 000b					
Clock Multiplier Input	External Oscillator	MULSEL = 01b					
External Oscillator	Crystal Oscillator Mode	XOSCMD = 110b					
12 MHz Crystal XFCN = 111b							
*Note: Clock Recovery must be enabled for this configuration.							

Table 13.1. Typical USB Full Speed Clock Settings



	Internal Oscillator	
Clock Signal	Input Source Selection	Register Bit Settings
USB Clock	Internal Oscillator/2	USBCLK = 001b
Internal Oscillator	Divide by 1	IFCN = 11b
	External Oscillator	
Clock Signal	Input Source Selection	Register Bit Settings
USB Clock	External Oscillator/4	USBCLK = 101b
External Oscillator	Crystal Oscillator Mode 24 MHz Crystal	XOSCMD = 110b XFCN = 111b

Table 13.2. Typical USB Low Speed Clock Settings

SFR Definition 13.5. CLKSEL: Clock Select

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-		USBCLK		-	-	CLł	(SL	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xA9
Bit 7:	Unused. Re	ad = 0b; Writ	e = don't d	are.				
Bits6–4:	USBCLK2-	0: USB Clock	Select					
	These bits s	select the cloo	k supplied	to USB0.	When opera	ting USB0 i	n full-spe	ed mode, the
	selected clo	ock should be	48 MHz. \	Nhen opera	ating USB0 i	n low-spee	d mode, t	he selected
	clock should	d be 6 MHz.						
		BCLK			ected Clock			
		000		4x Cl				
		001			al Oscillator			
		010			nal Oscillato			
		011		Exterr	al Oscillator	/2		
		100			al Oscillator			
		101		Extern				
		110		RI	ESERVED			
		111		RI	ESERVED			
Rite3_2.	Unused. Re	ad - 00b: Wr	ite – don't	care				
Bits1–0:		System Cloc		oure.				
Ditor 0.		select the sys		source				
				0001001				
	CI	LKSL		Sele	ected Clock			
		00	Interr	nal Oscillate	Э			
		00		IFCN bits in	n register OS	SCICN)		
		01		Exter				
		10		4x Clo				



Table 13.3. Internal Oscillator Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units				
Internal Oscillator Frequency	Reset Frequency	11.82	12	12.18	MHz				
Internal Oscillator Supply Current (from VDD)	OSCICN.7 = 1		450		μA				
USB Clock Frequency*	Full Speed Mode	47.88	48	48.12	MHz				
USB Clock Flequency	Low Speed Mode	5.91	6	6.09	IVIT 12				
*Note: Applies only to external oscillator sources.									




14. Port Input/Output

Digital and analog resources are available through 25 I/O pins (C8051F320) or 21 I/O pins (C8051F321). Port pins are organized as shown in Figure 14.1. Each of the Port pins can be defined as general-purpose I/O (GPIO) or analog input; Port pins P0.0-P2.3 can be assigned to one of the internal digital resources as shown in Figure 14.3. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings.

The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder (Figure 14.3 and Figure 14.4). The registers XBR0 and XBR1, defined in Figure 14.1 and Figure 14.2, are used to select internal digital functions.

All Port I/Os are 5 V tolerant (refer to Figure 14.2 for the Port cell circuit). The Port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers (PnMDOUT, where n = 0,1,2,3). Complete Electrical Specifications for Port I/O are given in Table 14.1 on page 138.







C8051F320/1





Figure 14.2. Port I/O Cell Block Diagram



14.1. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 14.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which is always at pins 4 and 5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the PnSKIP registers are set. The PnSKIP registers allow software to skip Port pins that are to be used for analog input, dedicated functions, or GPIO.

Important Note on Crossbar Configuration: If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding PnSKIP bit should be set. This applies to P0.7 if VREF is used, P0.3 and/or P0.2 if the external oscillator circuit is enabled, P0.6 if the ADC is configured to use the external conversion start signal (CNVSTR), and any selected ADC or Comparator inputs. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 14.3 shows the Crossbar Decoder priority with no Port pins skipped (P0SKIP, P1SKIP, P2SKIP = 0x00); Figure 14.4 shows the Crossbar Decoder priority with the XTAL1 (P0.2) and XTAL2 (P0.3) pins skipped (P0SKIP = 0x0C).



Signals Special Function Signals are not assigned by the Crossbar. When these signals are enabled, the Crossbar must be manually configured to skip their corresponding port pins.

Figure 14.3. Crossbar Priority Decoder with No Pins Skipped



				F	°0							F	1							F	2		
SF Signals			XTAL1	XTAL2			CNVSTR	VREF															
PIN I/O	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6
ТХ0																							
RX0																							
SCK																							
MISO																							
MOSI																							
NSS*										*NSS	is or	ily pin	ned o	ut in 4	-wire	SPI m	node						
SDA																					1		
SCL																							
CP0																							
CP0A																					1	~	
CP1																					1	able	
CP1A																						avail	
SYSCLK																					1	Signals Unavailable	
CEX0																						nals	
CEX1																						Sigı	
CEX2																					1		
CEX3																					1		
CEX4																					1		
ECI	_	_																					
то																							
T1																							
	0	0	1	1 P0SK	0 IP[0:7	0]	0	0	0	0	0	0 P1SK	0 IP[0:7	0]	0	0	0	0 P2SK	0 IP[0:3	0			

SF Signals Special Function Signals are not assigned by the Crossbar. When these signals are enabled, the Crossbar must be manually configured to skip their corresponding port pins.

Figure 14.4. Crossbar Priority Decoder with Crystal Pins Skipped

Registers XBR0 and XBR1 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when the UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.4; UART RX0 is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned.

Important Note: The SPI can be operated in either 3-wire or 4-wire modes, depending on the state of the NSSMD1-NSSMD0 bits in register SPI0CN. According to the SPI mode, the NSS signal may or may not be routed to a Port pin.



14.2. Port I/O Initialization

Port I/O initialization consists of the following steps:

- Step 1. Select the input mode (analog or digital) for all Port pins, using the Port Input Mode register (PnMDIN).
- Step 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port Output Mode register (PnMDOUT).
- Step 3. Select any pins to be skipped by the I/O Crossbar using the Port Skip registers (PnSKIP).
- Step 4. Assign Port pins to desired peripherals (XBR0, XBR1).
- Step 5. Enable the Crossbar (XBARE = '1').

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pull-up, digital driver, and digital receiver are disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended. To configure a Port pin for digital input, write '0' to the corresponding bit in register PnMDOUT, and write '1' to the corresponding Port latch (register Pn).

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in PnSKIP). Port input mode is set in the PnMDIN register, where a '1' indicates a digital input, and a '0' indicates an analog input. All pins default to digital inputs on reset. See Figure 14.4 for the PnMDIN register details.

The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings. When the WEAKPUD bit in XBR1 is '0', a weak pull-up is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pull-up is turned off on an output that is driving a '0' to avoid unnecessary power dissipation.

Registers XBR0 and XBR1 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR1 to '1' enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard Port I/O (in input mode), regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Configuration Wizard utility of the Silicon Labs IDE software will determine the Port I/O pin-assignments based on the XBRn Register settings.

Important Note: The Crossbar must be enabled to use Ports P0, P1, and P2.0-P2.3 as standard Port I/O in output mode. These Port output drivers are disabled while the Crossbar is disabled. P2.4-P2.7 and P3.0 always function as standard GPIO.



SFR Definition 14.1. XBR0: Port I/C	O Crossbar Register 0
-------------------------------------	-----------------------

R/W	R/W CP1E	R/W CP0AE	R/W CP0E	R/W	R/W SMB0E	R/W SPI0E	R/W URT0E	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Diti	Bito	Dito	Bitt	DILL	DRI	Dito	0xE1	
								0/12 1
Bit7:	CP1AE: Cor	nparator1 A	synchrono	us Output Ei	nable			
	0: Asynchroi	•						
	1: Asynchroi			•				
Bit6:	CP1E: Com	parator1 Ou	tput Enable	e				
	0: CP1 unav	ailable at P	ort pin.					
	1: CP1 route	ed to Port pi	า.					
Bit5:	CP0AE: Cor			•	nable			
	0: Asynchro							
	1: Asynchro							
Bit4:	CP0E: Com		•	e				
	0: CP0 unav		•					
	1: CP0 route							
Bit3:	SYSCKE: /S		•					
	0: /SYSCLK							
	1: /SYSCLK			oin.				
Bit2:	SMB0E: SM							
	0: SMBus I/			oins.				
DIA	1: SMBus I/		Port pins.					
Bit1:	SPI0E: SPI I							
	0: SPI I/O ur							
DHO	1: SPI I/O ro		•					
Bit0:	URTOE: UAR			-				
	1: UART TX	U, KAU IOUI		bins P0.4 an	u PU.5.			



SFR Definition 14.2. XBR1: Port I/O Crossbar Register 1

R/W	R/V		R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKP	-		T1E	T0E	ECIE		PCA0ME		00000000
Bit7	Bite	5	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xE2
Bit7:	0: Weak push-pul	Pull-u outpu	ps enable	, i		ose I/O are	e configured a	as analog	input or
Bit6:	XBARE:	Cross bar dis	bar Enabl abled; all	e.	s disabled.				
Bit5:		vailat	e ble at Port Port pin.	pin.					
Bit4:	T0E: T0 0: T0 una 1: T0 rou	vailat	ole at Port	pin.					
Bit3:	0: ECI ur	availa	xternal Co able at Poi o Port pin.	•	Enable				
Bits2–0:	000: All F 001: CE> 010: CE>	PCA I/ (0 rou (0, CE	O unavaila ted to Por X1 routed	i to Port pir	t pins. ns.				
	100: CEX	(0, CE (0, CE erved	X1, CEX2 X1, CEX2		Port pins. uted to Port EX4 routed	•	าร.		

14.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports3-0 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bit	addressable) 0x80
	0: Logic Low							

SFR Definition 14.3. P0: Port0 Register

SFR Definition 14.4. P0MDIN: Port0 Input Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF1
Bits7–0:	Analog Input Port pins cor receiver disa 0: Correspor 1: Correspor	nfigured as Ibled. Inding P0.n	analog inpu pin is config	uts have the	ir weak pull analog inpu	-up, digital	driver, and	digital

SFR Definition 14.5. P0MDOUT: Port0 Output Mode Register




SFR Definition 14.6. P0SKIP: Port0 Skip Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xD4
Bits7–0:	P0SKIP[7:0] These bits so log inputs (fo lator circuit, 0: Correspor 1: Correspor	elect Port p or ADC or C CNVSTR in nding P0.n j	ins to be sk omparator) put) should pin is not sk	ipped by the or used as l be skipped sipped by th	e Crossbar special fund by the Cro e Crossbar.	ctions (VRE ssbar.		sed as ana- xternal oscil-

SFR Definition 14.7. P1: Port1 Register

R/W	R/W P1.6	R/W P1.5	R/W P1.4	R/W P1.3	R/W P1.2	R/W P1.1	R/W P1.0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bi	t addressable)	0x90
Bits7–0:	P1.[7:0] Write - Outp 0: Logic Low 1: Logic High Read - Alwa pin when cou 0: P1.n pin is 1: P1.n pin is	y Output. n Output (hi ys reads '0' nfigured as s logic low.	igh impedar if selected digital input	nce if corres as analog i	ponding P1	IMDOUT.n	bit = 0).	reads Port

SFR Definition 14.8. P1MDIN: Port1 Input Mode Register






C8051F320/1

SFR Definition 14.9. P1MDOUT: Port1 Output Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xA5
Bits7–0:	Output Conf ter P1MDIN 0: Correspor 1: Correspor	is logic 0. nding P1.n (Output is op	ben-drain.	ctively): ign	ored if corre	esponding	bit in regis-

SFR Definition 14.10. P1SKIP: Port1 Skip Register



SFR Definition 14.11. P2: Port2 Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	11111111	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
						(bit	addressable)	0xA0	
 (bit addressable) 0xA0 Bits7–0: P2.[7:0] Write - Output appears on I/O pins per Crossbar Registers (when XBARE = '1'). 0: Logic Low Output. 1: Logic High Output (high impedance if corresponding P2MDOUT.n bit = 0). Read - Always reads '0' if selected as analog input in register P2MDIN. Directly reads Port pin when configured as digital input. 0: P2.n pin is logic low. 1: P2.n pin is logic high. 									




SFR Definition 14.12. P2MDIN: Port2 Input Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF3	
	Analog Input Port pins con receiver disa 0: Correspon 1: Correspon	figured as bled. ding P2.n	analog inpu pin is config	ts have the ured as an	ir weak pull analog inpu	-up, digital ıt.	driver, and	l digital	
1: Corresponding P2.n pin is not configured as an analog input. Note: P2.7–P2.4 only available on C8051F320 devices.									

SFR Definition 14.13. P2MDOUT: Port2 Output Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xA6
lits7_0	Output Conf	iguration B	its for P2 7_	P2 0 (respe	ctively): iar	ored if corr	esponding	hit in reais-
Bits7–0:	Output Conf ter P2MDIN 0: Correspor	is logic 0.			ectively): igr	ored if corr	esponding	g bit in regis-

SFR Definition 14.14. P2SKIP: Port2 Skip Register





R/W P3.7	R/W P3.6	R/W P3.5	R/W P3.4	R/W P3.3	R/W P3.2	R/W P3.1	R/W P3.0	Reset Value 11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	t addressable)) 0xB0
Bits7–0:	P3.[7:0] Write - Outp 0: Logic Low 1: Logic Higl Read - Alwa pin when col 0: P3.n pin is 1: P3.n pin is	o Output. n Output (hi ys reads '0' nfigured as s logic low.	gh impedar if selected digital input	nce if corres as analog i				reads Port

SFR Definition 14.16. P3MDIN: Port3 Input Mode Register

R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF4
Bit0: A F r C	UNUSED. Re Analog Input Port pins cor receiver disa D: Correspon 1: Correspon	Configurat figured as bled. iding P3.n j	ion Bit for F analog inpu pin is config	23.0. Its have the ured as an	ir weak pull analog inpu	ıt.	driver, and	digital

SFR Definition 14.17. P3MDOUT: Port3 Output Mode Register






Table 14.1. Port I/O DC Electrical Characteristics

 V_{DD} = 2.7 to 3.6V, –40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	Units
Output High Voltage	I _{OH} = –3 mA, Port I/O push-pull	VDD – 0.7	_		
	$I_{OH} = -10 \ \mu A$, Port I/O push-pull	VDD – 0.1	—	_	V
	I _{OH} = –10 mA, Port I/O push-pull	—	VDD – 0.8	—	
Output Low Voltage	I _{OL} = 8.5 mA	_	_	0.6	
	I _{OL} = 10 μA	_	—	0.1	V
	I _{OL} = 25 mA	—	1.0	—	
Input High Voltage		2.0	_	_	V
Input Low Voltage		—	_	0.8	V
Input Leakage Current	Weak Pull-up Off	—		±1	
	Weak Pull-up On, V _{IN} = 0 V	—	25	50	μA



C8051F320/1



15. Universal Serial Bus Controller (USB)

C8051F320/1 devices include a complete Full/Low Speed USB function for USB peripheral implementations*. The USB Function Controller (USB0) consists of a Serial Interface Engine (SIE), USB Transceiver (including matching resistors and configurable pull-up resistors), 1k FIFO block, and clock recovery mechanism for crystal-less operation. No external components are required. The USB Function Controller and Transceiver is Universal Serial Bus Specification 2.0 compliant.




Figure 15.1. USB0 Block Diagram

- **Note:** This document assumes a comprehensive understanding of the USB Protocol. Terms and abbreviations used in this document are defined in the USB Specification. We encourage you to review the latest version of the USB Specification before proceeding.
- *Note: The C8051F320/1 cannot be used as a USB Host device.



15.1. Endpoint Addressing

A total of eight endpoint pipes are available. The control endpoint (Endpoint0) always functions as a bi-directional IN/OUT endpoint. The other endpoints are implemented as three pairs of IN/OUT endpoint pipes:

Endpoint	Associated Pipes	USB Protocol Address		
Endpoint0	Endpoint0 IN	0x00		
	Endpoint0 OUT	0x00		
Endpoint1	Endpoint1 IN	0x81		
Endpoint	Endpoint1 OUT	0x01		
Endpoint2	Endpoint2 IN	0x82		
Enupointz	Endpoint2 OUT	0x02		
Endpoint3	Endpoint3 IN	0x83		
	Endpoint3 OUT	0x03		

 Table 15.1. Endpoint Addressing Scheme

15.2. USB Transceiver

The USB Transceiver is configured via the USB0XCN register shown in Figure 15.1. This configuration includes Transceiver enable/disable, pull-up resistor enable/disable, and device speed selection (Full or Low Speed). When bit SPEED = '1', USB0 operates as a Full Speed USB function, and the on-chip pull-up resistor (if enabled) appears on the D+ pin. When bit SPEED = '0', USB0 operates as a Low Speed USB function, and the on-chip pull-up resistor (if enabled) appears on the D+ pin. When bit SPEED = '0', USB0 operates as a Low Speed USB function, and the on-chip pull-up resistor (if enabled) appears on the D- pin. Bits4-0 of register USB0XCN can be used for Transceiver testing as described in Figure 15.1. The pull-up resistor is enabled only when VBUS is present (see Section "8.2. VBUS Detection" on page 67 for details on VBUS detection).

Note: The USB clock should be active before the Transceiver is enabled.



SFR Definition 15.1. USB0XCN: USB0 Transceiver Control

R/W	R/W	R/W	R/W	R/W	R	R	R	Reset Value		
PREN	PHYEN	SPEED	PHYTST1	PHYTST0	DFREC	Dp	Dn	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xD7		
Bit7:	PREN: Internal Pull-up Resistor Enable The location of the pull-up resistor (D+ or D–) is determined by the SPEED bit. 0: Internal pull-up resistor disabled (device effectively detached from the USB network). 1: Internal pull-up resistor enabled when VBUS is present (device attached to the USB net- work).									
Bit6:	PHYEN: Phys This bit enable 0: Transceiver	es/disable disabled	s the USB((suspend).		ver transce	eiver.				
Bit5:	 Transceiver enabled (normal). SPEED: USB0 Speed Select This bit selects the USB0 speed. USB0 operates as a Low Speed device. If enabled, the internal pull-up resistor appears on the D- line. USB0 operates as a Full Speed device. If enabled, the internal pull-up resistor appears on the D+ line. 									
Bits4–3:	PHYTST1–0: These bits car			USB0 transc	eiver.					
	PHYTST[1:0)]	Мо	de	D+	D-				
	00b	Mode	0: Normal (non-test mod	le) X	Х				
	01b	Mode	1: Differenti	al '1' Forced	1	0				
	10b	Mode	2: Differenti	al '0' Forced	0	1				
	11b	Mode	3: Single-E	nded '0' Ford	ed 0	0				
Bit2: Bit1:	 DFREC: Differential Receiver The state of this bit indicates the current differential value present on the D+ and D- lines when PHYEN = '1'. 0: Differential '0' signaling on the bus. 1: Differential '1' signaling on the bus. Dp: D+ Signal Status This bit indicates the current logic level of the D+ pin. 									
Bit0:	0: D+ signal c 1: D+ signal c Dn: D- Signal This bit indica 0: D– signal c 1: D– signal c	urrently at Status tes the cu urrently at	t logic 1. rrent logic l t logic 0.	evel of the D	– pin.					



15.3. USB Register Access

The USB0 controller registers listed in Table 15.2 are accessed through two SFRs: USB0 Address (USB0ADR) and USB0 Data (USB0DAT). The USB0ADR register selects which USB register is targeted by reads/writes of the USB0DAT register. See Figure 15.2.

Endpoint control/status registers are accessed by first writing the USB register INDEX with the target endpoint number. Once the target endpoint number is written to the INDEX register, the control/status registers associated with the target endpoint may be accessed. See the "Indexed Registers" section of Table 15.2 for a list of endpoint control/status registers.






Figure 15.2. USB0 Register Access Scheme




SFR Definition 15.2. USB0ADR: USB0 Indirect Address

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
BUSY	AUTORD	1011	1011	USBA		1011	1011	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
Biti	Bito	Bito	Bitt	Bito	DILL	Bitt	Dito	0x96			
								0,00			
Bits7:	BUSY: USB0	Register F	Read Busy	Flag							
Ditor :	This bit is used during indirect USB0 register accesses. Software should write '1' to this bit to										
	initiate a read										
	target address										
	set to '1', hard	dware will	clear BUSY	' when the t	argeted reg	ister data is	s ready in	the USB0-			
	DAT register.	Software s	should cheo	ck BUSY for	'0' before v	writing to US	SB0DAT.				
	Write:										
	0: No effect.										
	1: A USB0 inc	direct regis	ster read is	initiated at t	he address	specified b	y the USB	ADDR bits.			
	Read:		6 P. I								
	0: USB0DAT	•				ro alotor do	to in invali	al			
Bit6:	1: USB0 is bu AUTORD: US		•	•	USBUDAI	register da	ta is invali	u.			
DILO.	This bit is use	•		•							
	0: BUSY mus			-	SB0 indirect	register rea	ad				
	1: The next in							eads USB0-			
	DAT (USBAD										
Bits5–0:	USBÀDDR: U			- /							
	These bits ho	ld a 6-bit a	ddress use	d to indirect	y access th	e USB0 cor	e registers	s. Table 15.2			
	lists the USB	•				Reads and	I writes to	USB0DAT			
	will target the	register in	dicated by	the USBAD	DR bits.						



SFR Definition 15.3. USB0DAT: USB0 Data



USB Register Name	USB Register Address	Description	Page Number
Nume	Address	Interrupt Registers	
IN1INT	0x02	Endpoint0 and Endpoints1-3 IN Interrupt Flags	153
OUT1INT	0x04	Endpoints1-3 OUT Interrupt Flags	154
CMINT	0x06	Common USB Interrupt Flags	155
IN1IE	0x07	Endpoint0 and Endpoints1-3 IN Interrupt Enables	156
OUT1IE	0x09	Endpoints1-3 OUT Interrupt Enables	156
CMIE	0x0B	Common USB Interrupt Enables	157
		Common Registers	
FADDR	0x00	Function Address	149
POWER	0x01	Power Management	151
FRAMEL	0x0C	Frame Number Low Byte	152
FRAMEH	0x0D	Frame Number High Byte	152
INDEX	0x0E	Endpoint Index Selection	145
CLKREC	0x0F	Clock Recovery Control	146
FIFOn	0x20-0x23	Endpoints0-3 FIFOs	148

Table 15.2. USB0 Controller Registers



USB Register Name	USB Register Address	Description	Page Number
		Indexed Registers	
E0CSR	0x11	Endpoint0 Control / Status	160
EINCSRL	UXII	Endpoint IN Control / Status Low Byte	163
EINCSRH	0x12	Endpoint IN Control / Status High Byte	164
EOUTCSRL	0x14	Endpoint OUT Control / Status Low Byte	166
EOUTCSRH	0x15	Endpoint OUT Control / Status High Byte	167
E0CNT	0x16	Number of Received Bytes in Endpoint0 FIFO	161
EOUTCNTL	0.10	Endpoint OUT Packet Count Low Byte	167
EOUTCNTH	0x17	Endpoint OUT Packet Count High Byte	167

Table 15.2. USB0 Controller Registers (Continued)

USB Register Definition 15.4. INDEX: USB0 Endpoint Index

R	R	R	R	R/W	R/W	R/W	R/W	Reset Value		
-	-	-	-		EPS	SEL		00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:		
								0x0E		
				_						
Bits7–4:	Unused. Rea	ad = 0000b;	; Write = do	n't care.						
Bits3–0:	EPSEL: End	point Selec	t							
	These bits select which endpoint is targeted when indexed USB0 registers are accessed.									
			-	-		-				
	INDEX	X	Target End	dpoint						
	0x0		0							
	0x1		1							
	0x2		2							
	0x3		3							
	0x4–0>	٢	Reserv	ed						



15.4. USB Clock Configuration

USB0 is capable of communication as a Full or Low Speed USB function. Communication speed is selected via the SPEED bit in SFR USB0XCN. When operating as a Low Speed function, the USB0 clock must be 6 MHz. When operating as a Full Speed function, the USB0 clock must be 48 MHz. Clock options are described in Section "13. Oscillators" on page 116. The USB0 clock is selected via SFR CLKSEL (see Figure 13.5 on Page 124).

Clock Recovery circuitry uses the incoming USB data stream to adjust the internal oscillator; this allows the internal oscillator (and 4x Clock Multiplier) to meet the requirements for USB clock tolerance. Clock Recovery should be used in the following configurations:

Communication Speed	USB Clock	4x Clock Multiplier Input
Full Speed	4x Clock Multiplier	Internal Oscillator
Low Speed	Internal Oscillator/2	N/A

When operating USB0 as a Low Speed function with Clock Recovery, software must write '1' to the CRLOW bit to enable Low Speed Clock Recovery. Clock Recovery is typically not necessary in Low Speed mode.

Single Step Mode can be used to help the Clock Recovery circuitry to lock when high noise levels are present on the USB network. This mode is not required (or recommended) in typical USB environments.


USB Register Definition 15.5. CLKREC: Clock Recovery Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
CRE	CRSSEN	CRLOW			Reserved			00001001		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:		
								0x0F		
Bit7:		Booovery E	nahla							
DILT.	CRE: Clock I This bit enab			clock recove	erv feature					
	0: Clock reco				Siy loature.					
	1: Clock reco	•								
Bit6:	CRSSEN: Clock Recovery Single Step.									
	This bit force		, ,	•	ngle-step' m	ode during	clock reco	overy.		
	0: Normal ca	libration mo	ode.							
	1: Single ste	•								
Bit5:	CRLOW: Lov	•		•						
	This bit must	be set to '1	' if clock re	ecovery is u	sed when o	perating as	a Low Sp	eed USB		
	device.	l Maala								
	0: Full Speed									
Rite 1_0.	1: Low Spee Reserved. R		hlo Muet V	Vrito = 1001	h					
DII54-U.	iveseiveu. K	cau = valla		$\mathbf{vinc} = 1001$	D.					



15.5. FIFO Management

1024 bytes of on-chip XRAM are used as FIFO space for USB0. This FIFO space is split between Endpoints0-3 as shown in Figure 15.3. FIFO space allocated for Endpoints1-3 is configurable as IN, OUT, or both (Split Mode: half IN, half OUT).





15.5.1. FIFO Split Mode

The FIFO space for Endpoints1-3 can be split such that the upper half of the FIFO space is used by the IN endpoint, and the lower half is used by the OUT endpoint. For example: if the Endpoint3 FIFO is configured for Split Mode, the upper 256 bytes (0x0540 to 0x063F) are used by Endpoint3 IN and the lower 256 bytes (0x0440 to 0x053F) are used by Endpoint3 OUT.

If an endpoint FIFO is not configured for Split Mode, that endpoint IN/OUT pair's FIFOs are combined to form a single IN *or* OUT FIFO. In this case only one direction of the endpoint IN/OUT pair may be used at a time. The endpoint direction (IN/OUT) is determined by the DIRSEL bit in the corresponding endpoint's EINCSRH register (see Figure 15.20).



15.5.2. FIFO Double Buffering

FIFO slots for Endpoints1-3 can be configured for double-buffered mode. In this mode, the maximum packet size is halved and the FIFO may contain two packets at a time. This mode is available for Endpoints1-3. When an endpoint is configured for Split Mode, double buffering may be enabled for the IN Endpoint and/or the OUT endpoint. When Split Mode is not enabled, double-buffering may be enabled for the entire endpoint FIFO. See Table 15.3 for a list of maximum packet sizes for each FIFO configuration.

Endpoint Number	Split Mode Enabled?	Maximum IN Packet Size (Double Buffer Disabled/Enabled)	Maximum OUT Packet Size (Double Buffer Disabled/Enabled)			
0	N/A		64			
1	N	12	28/64			
1	Y	64/32	64/32			
2	N	25	6/128			
2	Y	128/64	128/64			
3	N	51	2/256			
3	Y	256/128	256/128			

Table 15.3. FIFO Configurations

15.5.1. FIFO Access

Each endpoint FIFO is accessed through a corresponding FIFOn register. A read of an endpoint FIFOn register unloads one byte from the FIFO; a write of an endpoint FIFOn register loads one byte into the endpoint FIFO. When an endpoint FIFO is configured for Split Mode, a read of the endpoint FIFOn register unloads one byte from the OUT endpoint FIFO; a write of the endpoint FIFOn register loads one byte into the IN endpoint FIFO.

USB Register Definition 15.6. FIFOn: USB0 Endpoint FIFO Access

Bit7	Bit6	Bit5	Bit4	DATA Bit3	Bit2	Bit1	Bit0	000000 USB Add
Diti	Dito	Dito	DIL	DIG	DILZ	Diti	Dito	0x20 - (
								0720-0
					(h			
l	USB Addres	ses 0x20–0x2	23 provide	e access to	the 4 pairs	of endpoint	FIFOs:	
Γ	IN/OUT En	dpoint FIFO	USB	Address				
-		0		0x20				
		1		0x21				
		2		0x22				
		3		0x23				
L								
	Vriting to the	e FIFO addres		data into the		r the correct	nonding	ondopint
1		е гіго аооіе:	ss idaus (Jala IIIlo liit		n the corres	sponaing (enupoint.



15.6. Function Addressing

The FADDR register holds the current USB0 function address. Software should write the host-assigned 7-bit function address to the FADDR register when received as part of a SET_ADDRESS command. A new address written to FADDR will not take effect (USB0 will not respond to the new address) until the end of the current transfer (typically following the status phase of the SET_ADDRESS command transfer). The UPDATE bit (FADDR.7) is set to '1' by hardware when software writes a new address to the FADDR register. Hardware clears the UPDATE bit when the new address takes effect as described above.

USB Register Definition 15.7. FADDR: USB0 Function Address

R Update	R/W	R/W	R/W Fui	R/W	R/W	R/W	R/W	Reset Value		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x00		
 Bit7: Update: Function Address Update Set to '1' when software writes the FADDR register. USB0 clears this bit to '0' when the new address takes effect. 0: The last address written to FADDR is in effect. 1: The last address written to FADDR is not yet in effect. 										
Bits6–0:		dress bit function DRESS sta	address for Indard devic	USB0. This	s address sh s received o					

15.7. Function Configuration and Control

The USB register POWER (Figure 15.8) is used to configure and control USB0 at the device level (enable/ disable, Reset/Suspend/Resume handling, etc.).

USB Reset: The USBRST bit (POWER.3) is set to '1' by hardware when Reset signaling is detected on the bus. Upon this detection, the following occur:

- 1. The USB0 Address is reset (FADDR = 0x00).
- 2. Endpoint FIFOs are flushed.
- 3. Control/status registers are reset to 0x00 (E0CSR, EINCSRL, EINCSRH, EOUTCSRL, EOUTCSRH).
- 4. USB register INDEX is reset to 0x00.
- 5. All USB interrupts (excluding the Suspend interrupt) are enabled and their corresponding flags cleared.
- 6. A USB Reset interrupt is generated if enabled.

Writing a '1' to the USBRST bit will generate an asynchronous USB0 reset. All USB registers are reset to their default values following this asynchronous reset.

Suspend Mode: With Suspend Detection enabled (SUSEN = '1'), USB0 will enter Suspend Mode when Suspend signaling is detected on the bus. An interrupt will be generated if enabled (SUSINTE = '1'). The Suspend Interrupt Service Routine (ISR) should perform application-specific configuration tasks such as



C8051F320/1

disabling appropriate peripherals and/or configuring clock sources for low power modes. See Section "13. Oscillators" on page 116 for more details on internal oscillator configuration, including the Suspend mode feature of the internal oscillator.

USB0 exits Suspend mode when any of the following occur: (1) Resume signaling is detected or generated, (2) Reset signaling is detected, or (3) a device or USB reset occurs. If suspended, the internal oscillator will exit Suspend mode upon any of the above listed events.

Resume Signaling: USB0 will exit Suspend mode if Resume signaling is detected on the bus. A Resume interrupt will be generated upon detection if enabled (RESINTE = '1'). Software may force a Remote Wakeup by writing '1' to the RESUME bit (POWER.2). When forcing a Remote Wakeup, software should write RESUME = '0' to end Resume signaling 10-15 ms after the Remote Wakeup is initiated (RESUME = '1').

ISO Update: When software writes '1' to the ISOUP bit (POWER.7), the ISO Update function is enabled. With ISO Update enabled, new packets written to an ISO IN endpoint will not be transmitted until a new Start-Of-Frame (SOF) is received. If the ISO IN endpoint receives an IN token before a SOF, USB0 will transmit a zero-length packet. When ISOUP = '1', ISO Update is enabled for all ISO endpoints.

USB Enable: USB0 is disabled following a Power-On-Reset (POR). USB0 is enabled by clearing the USBINH bit (POWER.4). Once written to '0', the USBINH can only be set to '1' by one of the following: (1) a Power-On-Reset (POR), or (2) an asynchronous USB0 reset generated by writing '1' to the USBRST bit (POWER.3).

Software should perform all USB0 configuration before enabling USB0. The configuration sequence should be performed as follows:

- Step 1. Select and enable the USB clock source.
- Step 2. Reset USB0 by writing USBRST= '1'.
- Step 3. Configure and enable the USB Transceiver.
- Step 4. Perform any USB0 function configuration (interrupts, Suspend detect).
- Step 5. Enable USB0 by writing USBINH = '0'.



USB Register Definition 15.8. POWER: USB0 Power


R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value	
ISOUD		-	USBINH	USBRST	RESUME	SUSMD	SUSEN	00010000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x01	
Bit7:	ISOUD: ISO This bit affec 0: When soft	ts all IN Isc			will send the	packet wh	en the next	IN token is	
	received. 1: When soft packet. If an packet.	IN token is	received b	efore a SOI					
Bits6–5:	Unused. Rea		/rite = don't	care.					
Bit4:	USBINH: USB0 Inhibit This bit is set to '1' following a power-on reset (POR) or an asynchronous USB0 reset (see Bit3: RESET). Software should clear this bit after all USB0 and transceiver initialization is complete. Software cannot set this bit to '1'. 0: USB0 enabled. 1: USB0 inhibited. All USB traffic is ignored.								
Bit3:	1: USB0 inhibited. All USB traffic is ignored. USBRST: Reset Detect Writing '1' to this bit forces an asynchronous USB0 reset. Reading this bit provides bus reset status information. Read:								
Bit2:	0: Reset sign 1: Reset sign RESUME: F Software car	naling deteo orce Resun	ted on the	bus.	s to wake U	ISB0 from s	suspend ma	ode. Writing	
Bit1:	a '1' to this b naling on the 10 ms to15 r SUSMD, wh SUSMD: Su	it while in S bus (a ren ns to end th en software	Suspend mo note Wakeu le Resume e writes RES	ode (SUSMI ip event). S signaling. A	D = '1') force oftware sho In interrupt i	es USB0 to uld write RI	generate F ESUME = '(Resume sig- D' after	
	Set to '1' by ware writes detection of 0: USB0 not 1: USB0 in s	hardware w RESUME = Resume sig in suspend	/hen USB0 '0' (followir gnaling on t mode.	ng a remote					
Bit0:	SUSEN: Sus 0: Suspend of 1: Suspend of on the bus.	spend Dete detection di	ction Enabl sabled. US	B0 will igno				nd signaling	



R	R	R	R	R	R	R	R	Reset Value		
	Frame Number Low									
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address 0x0C		

_

USB Register Definition 15.10. FRAMEH: USB0 Frame Number High



15.8. Interrupts

The read-only USB0 interrupt flags are located in the USB registers shown in Figure 15.11 through Figure 15.13. The associated interrupt enable bits are located in the USB registers shown in Figure 15.14 through Figure 15.16. A USB0 interrupt is generated when any of the USB interrupt flags is set to '1'. The USB0 interrupt is enabled via the EIE1 SFR (see Section "9.3. Interrupt Handler" on page 87).

Note: Reading a USB interrupt flag register resets all flags in that register to '0'.



USB Register Definition 15.11. IN1INT: USB0 IN Endpoint Interrupt

	R	R	R	R	R	R	R	R	Reset Value			
$ $ $_{r}$	ĸ	ĸ		ĸ								
L	-	-	-	-	IN3	IN2	IN1	EP0	00000000			
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:			
									0x02			
	Rite7_1.	Unused, Rea	ad – 0000b	Write – do	n't care							
_	Bit3:	IN3: IN Endp										
	511.5.	This bit is cle				UNT registe	.r					
						invi iegiste	<i>.</i>					
		0: IN Endpoi										
	Bit2:	1: IN Endpoint 3 interrupt active.										
	DILZ.	IN2: IN Endpoint 2 Interrupt-pending Flag This bit is cleared when software reads the IN1INT register.										
					eads the IN	rin i registe	er.					
		0: IN Endpoi										
		1: IN Endpoi										
	Bit1:	IN1: IN Endp				· · · · ·						
		This bit is cle			eads the IN?	IINT registe	er.					
		0: IN Endpoi										
		1: IN Endpoi										
E	BitO:	EP0: Endpoi			•							
		This bit is cle			eads the IN?	IINT registe	er.					
		0: Endpoint (•									
		1: Endpoint (0 interrupt a	active.								



USB Register Definition 15.12. OUT1INT: USB0 Out Endpoint Interrupt

R	R	R	R	R	R	R	R	Reset Value	
-	-	-	-	OUT3	OUT2	OUT1	-	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address	
								0x04	
Bits7–4:	Unused. Rea	ad = 0000b	. Write = do	n't care.					
Bit3:		JT3: OUT Endpoint 3 Interrupt-pending Flag							
		s bit is cleared when software reads the OUT1INT register.							
		OUT Endpoint 3 interrupt inactive.							
	1: OUT Endp		•						
Bit2:	OUT2: OUT	•							
	This bit is cle	eared when	software re	eads the OL	JT1INT regi	ster.			
	0: OUT Endp	point 2 inter	rupt inactive	Э.					
	1: OUT Endp		•						
Bit1:	OUT1: OUT	Endpoint 1	Interrupt-pe	ending Flag					
	This bit is cle	his bit is cleared when software reads the OUT1INT register.							
	0: OUT Endp	OUT Endpoint 1 interrupt inactive.							
	1. OUT End	: OUT Endpoint 1 interrupt active.							



USB Register Definition 15.13. CMINT: USB0 Common Interrupt

R	R	R	R	R	R	R	R	Reset Value	
-	-	-	-	SOF	RSTINT	RSUINT	SUSINT	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	USB Address: 0x06	
Bits7–4: Bit3:	 SOF: Start of Frame Interrupt Set by hardware when a SOF token is received. This interrupt event is synthesized by hardware: an interrupt will be generated when hardware expects to receive a SOF event, even if the actual SOF signal is missed or corrupted. This bit is cleared when software reads the CMINT register. 0: SOF interrupt inactive. 								
Bit2:	RSTINT: Res Set by hardw This bit is cle 0: Reset inte	 SOF interrupt active. RSTINT: Reset Interrupt-pending Flag Set by hardware when Reset signaling is detected on the bus. This bit is cleared when software reads the CMINT register. Reset interrupt inactive. Reset interrupt active. 							
Bit1:	RSUINT: Res Set by hardw mode. This bit is cle	RSUINT: Resume Interrupt-pending Flag Set by hardware when Resume signaling is detected on the bus while USB0 is in suspend mode. This bit is cleared when software reads the CMINT register. 0: Resume interrupt inactive.							
Bit0:	SUSINT: Sus When Susper ware when S reads the CN 0: Suspend i 1: Suspend i	spend Internend detection Suspend signalist MINT registent nterrupt ina	rupt-pendin n is enable naling is de er. ctive.	d (bit SUSE					



USB Register Definition 15.14. IN1IE: USB0 IN Endpoint Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W EP0E	Reset Value 00001111
-	-	-						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:
								0x07
Rits7_4·	Unused. Rea	ad – 0000b	Write – do	n't care				
Bit3:	IN3E: IN End							
Dito.		•	•					
		IN Endpoint 3 interrupt disabled.						
D:+0.		IN Endpoint 3 interrupt enabled. I2E: IN Endpoint 2 Interrupt Enable						
Bit2:		•	•	le				
	0: IN Endpoi							
	1: IN Endpoi							
Bit1:	IN1E: IN End	•		le				
	0: IN Endpoi	nt 1 interru	pt disabled.					
	1: IN Endpoi	IN Endpoint 1 interrupt enabled.						
Bit0:	EP0E: Endp	P0E: Endpoint 0 Interrupt Enable						
	0: Endpoint () interrupt c	lisabled.					
	1: Endpoint (

USB Register Definition 15.15. OUT1IE: USB0 Out Endpoint Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	OUT3E	OUT2E	OUT1E	-	00001110
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x09
								0x09
Bits7–4: Bit3:	Unused. Rea OUT3E: OU 0: OUT Endp 1: OUT Endp	T Endpoint point 3 inter	3 Interrupt	Enable ed.				
Bit2:	OUT2E: OU 0: OUT Endp 1: OUT Endp	point 2 inter	rupt disable	ed.				
Bit1:	OUT1E: OU 0: OUT Endr 1: OUT Endr	T Endpoint point 1 inter	1 Interrupt rupt disable	Enable ed.				
Bit0:	Unused. Rea		•					



USB Register Definition 15.16. CMIE: USB0 Common Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	SOFE	RSTINTE	RSUINTE	SUSINTE	00000110
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address
								0x0B
Bits7–4:	Unused. Rea	ad = 0000b:	Write = do	n't care.				
Bit3:	SOFE: Start							
	0: SOF inter	: SOF interrupt disabled.						
	1: SOF inter	: SOF interrupt enabled.						
Bit2:	RSTINTE: R	RSTINTE: Reset Interrupt Enable						
	0: Reset inte	rrupt disabl	ed.					
	1: Reset inte	rrupt enabl	ed.					
Bit1:	RSUINTE: R	lesume Inte	rrupt Enab	е				
	0: Resume i	nterrupt disa	abled.					
	1: Resume i	nterrupt ena	abled.					
Bit0:	SUSINTE: S			le				
	0: Suspend i	nterrupt dis	abled.					
	1: Suspend i	nterrupt en	abled.					

15.9. The Serial Interface Engine

The Serial Interface Engine (SIE) performs all low level USB protocol tasks, interrupting the processor when data has successfully been transmitted or received. When receiving data, the SIE will interrupt the processor when a complete data packet has been received; appropriate handshaking signals are automatically generated by the SIE. When transmitting data, the SIE will interrupt the processor when a complete data packet has been received; appropriate handshaking signals are automatically generated by the SIE. When transmitting data, the SIE will interrupt the processor when a complete data packet has been transmitted and the appropriate handshake signal has been received.

The SIE will not interrupt the processor when corrupted/erroneous packets are received.

15.10. Endpoint0

Endpoint0 is managed through the USB register E0CSR (Figure 15.17). The INDEX register must be loaded with 0x00 to access the E0CSR register.

An Endpoint0 interrupt is generated when:

- 1. A data packet (OUT or SETUP) has been received and loaded into the Endpoint0 FIFO. The OPRDY bit (E0CSR.0) is set to '1' by hardware.
- 2. An IN data packet has successfully been unloaded from the Endpoint0 FIFO and transmitted to the host; INPRDY is reset to '0' by hardware.
- 3. An IN transaction is completed (this interrupt generated during the status stage of the transaction).
- 4. Hardware sets the STSTL bit (E0CSR.2) after a control transaction ended due to a protocol violation.
- 5. Hardware sets the SUEND bit (E0CSR.4) because a control transfer ended before firmware sets the DATAEND bit (E0CSR.3).



The E0CNT register (Figure 15.18) holds the number of received data bytes in the Endpoint0 FIFO.

Hardware will automatically detect protocol errors and send a STALL condition in response. Firmware may force a STALL condition to abort the current transfer. When a STALL condition is generated, the STSTL bit will be set to '1' and an interrupt generated. The following conditions will cause hardware to generate a STALL condition:

- 1. The host sends an OUT token during a OUT data phase after the DATAEND bit has been set to '1'.
- 2. The host sends an IN token during an IN data phase after the DATAEND bit has been set to '1'.
- 3. The host sends a packet that exceeds the maximum packet size for Endpoint0.

4. The host sends a non-zero length DATA1 packet during the status phase of an IN transaction. Firmware sets the SDSTL bit (E0CSR.5) to '1'.

15.10.1.Endpoint0 SETUP Transactions

All control transfers must begin with a SETUP packet. SETUP packets are similar to OUT packets, containing an 8-byte data field sent by the host. Any SETUP packet containing a command field of anything other than 8 bytes will be automatically rejected by USB0. An Endpoint0 interrupt is generated when the data from a SETUP packet is loaded into the Endpoint0 FIFO. Software should unload the command from the Endpoint0 FIFO, decode the command, perform any necessary tasks, and set the SOPRDY bit to indicate that it has serviced the OUT packet.

15.10.2.Endpoint0 IN Transactions

When a SETUP request is received that requires USB0 to transmit data to the host, one or more IN requests will be sent by the host. For the first IN transaction, firmware should load an IN packet into the Endpoint0 FIFO, and set the INPRDY bit (E0CSR.1). An interrupt will be generated when an IN packet is transmitted successfully. Note that no interrupt will be generated if an IN request is received before firmware has loaded a packet into the Endpoint0 FIFO. If the requested data exceeds the maximum packet size for Endpoint0 (as reported to the host), the data should be split into multiple packets; each packet should be of the maximum packet size for Endpoint0, the last (residual) packet. If the requested data is an integer multiple of the maximum packet size for Endpoint0, the last data packet should be a zero-length packet signaling the end of the transfer. Firmware should set the DATAEND bit to '1' after loading into the Endpoint0 FIFO the last data packet for a transfer.

Upon reception of the first IN token for a particular control transfer, Endpoint0 is said to be in Transmit Mode. In this mode, only IN tokens should be sent by the host to Endpoint0. The SUEND bit (E0CSR.4) is set to '1' if a SETUP or OUT token is received while Endpoint0 is in Transmit Mode.

Endpoint0 will remain in Transmit Mode until any of the following occur:

- 1. USB0 receives an Endpoint0 SETUP or OUT token.
- 2. Firmware sends a packet less than the maximum Endpoint0 packet size.
- 3. Firmware sends a zero-length packet.

Firmware should set the DATAEND bit (E0CSR.3) to '1' when performing (2) and (3) above.

The SIE will transmit a NAK in response to an IN token if there is no packet ready in the IN FIFO (INPRDY = '0').



15.10.3.Endpoint0 OUT Transactions

When a SETUP request is received that requires the host to transmit data to USB0, one or more OUT requests will be sent by the host. When an OUT packet is successfully received by USB0, hardware will set the OPRDY bit (E0CSR.0) to '1' and generate an Endpoint0 interrupt. Following this interrupt, firmware should unload the OUT packet from the Endpoint0 FIFO and set the SOPRDY bit (E0CSR.6) to '1'.

If the amount of data required for the transfer exceeds the maximum packet size for Endpoint0, the data will be split into multiple packets. If the requested data is an integer multiple of the maximum packet size for Endpoint0 (as reported to the host), the host will send a zero-length data packet signaling the end of the transfer.

Upon reception of the first OUT token for a particular control transfer, Endpoint0 is said to be in Receive Mode. In this mode, only OUT tokens should be sent by the host to Endpoint0. The SUEND bit (E0CSR.4) is set to '1' if a SETUP or IN token is received while Endpoint0 is in Receive Mode.

Endpoint0 will remain in Receive mode until:

- 1. The SIE receives a SETUP or IN token.
- 2. The host sends a packet less than the maximum Endpoint0 packet size.
- 3. The host sends a zero-length packet.

Firmware should set the DATAEND bit (E0CSR.3) to '1' when the expected amount of data has been received. The SIE will transmit a STALL condition if the host sends an OUT packet after the DATAEND bit has been set by firmware. An interrupt will be generated with the STSTL bit (E0CSR.2) set to '1' after the STALL is transmitted.




USB Register Definition 15.17. E0CSR: USB0 Endpoint0 Control

R/W	R/W	R/W	R	R/W	R/W	R/W	R	Reset Value	
SSUEN	D SOPRDY	SDSTL	SUEND	DATAEND	STSTL	INPRDY	OPRDY	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:	
								0x11	
								•••••	
Bit7:	SSUEND: S	erviced Set	up End						
				to '1' after se	ervicing a S	Setup End (I	bit SUEND) event.	
				hen software					
	Read: This b	oit always re	eads '0'.						
Bit6:	SOPRDY: S	erviced OP	RDY						
				this bit after		a received E	ndpoint0 p	acket. The	
	OPRDY bit v			te of '1' to So	OPRDY.				
	Read: This b		eads '0'.						
Bit5:	SDSTL: Sen								
				terminate the					
	unexpected shake is tran		uest, etc.).	Hardware w	III clear thi	S DIT to 'U' W	men the SI	ALL nand-	
Bit4:									
Dit4.		SUEND: Setup End lardware sets this read-only bit to '1' when a control transaction ends before software has							
		written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSU-							
	END.								
Bit3:	DATAEND: [Data End							
	Software sho	ould write '1	' to this bit	:					
				the last outg					
	2. When wri	•		•					
		•		ter servicing	the last inc	coming data	i packet.		
Dire	This bit is au		cleared by	hardware.					
Bit2:	STSTL: Sen		(A) = ft = 1 + 1						
	Hardware se		o η aπer tr	ansmitting a	STALL nai	ndsnake sig	inal. This fia	ag must be	
Bit1:	INPRDY: IN		dv						
Ditt.				after loading	a data na	cket into the	e Endpoint() FIFO for	
	transmit. Ha								
	conditions:							g	
	1. The packe	et is transmi	tted.						
	2. The packe	et is overwri	tten by an	incoming SE	TUP pack	et.			
				incoming OL	IT packet.				
Bit0:	OPRDY: OU								
				nd generates				has been	
	received. Th	is bit is clea	ired only w	nen software	writes '1'	to the SOP	RUY bit.		



USB Register Definition 15.18. E0CNT: USB0 Endpoint 0 Data Count



15.11. Configuring Endpoints1–3

Endpoints1-3 are configured and controlled through their own sets of the following control/status registers: IN registers EINCSRL and EINCSRH, and OUT registers EOUTCSRL and EOUTCSRH. Only one set of endpoint control/status registers is mapped into the USB register address space at a time, defined by the contents of the INDEX register (Figure 15.4).

Endpoints1-3 can be configured as IN, OUT, or both IN/OUT (Split Mode) as described in Section 15.5.1. The endpoint mode (Split/Normal) is selected via the SPLIT bit in register EINCSRH.

When SPLIT = '1', the corresponding endpoint FIFO is split, and both IN and OUT pipes are available.

When SPLIT = '0', the corresponding endpoint functions as either IN or OUT; the endpoint direction is selected by the DIRSEL bit in register EINCSRH.

15.12. Controlling Endpoints1–3 IN

Endpoints1-3 IN are managed via USB registers EINCSRL and EINCSRH. All IN endpoints can be used for Interrupt, Bulk, or Isochronous transfers. Isochronous (ISO) mode is enabled by writing '1' to the ISO bit in register EINCSRH. Bulk and Interrupt transfers are handled identically by hardware.

An Endpoint1-3 IN interrupt is generated by any of the following conditions:

- 1. An IN packet is successfully transferred to the host.
- 2. Software writes '1' to the FLUSH bit (EINCSRL.3) when the target FIFO is not empty.
- 3. Hardware generates a STALL condition.

15.12.1.Endpoints1-3 IN Interrupt or Bulk Mode

When the ISO bit (EINCSRH.6) = '0' the target endpoint operates in Bulk or Interrupt Mode. Once an endpoint has been configured to operate in Bulk/Interrupt IN mode (typically following an Endpoint0 SET_IN-TERFACE command), firmware should load an IN packet into the endpoint IN FIFO and set the INPRDY bit (EINCSRL.0). Upon reception of an IN token, hardware will transmit the data, clear the INPRDY bit, and generate an interrupt.

Writing '1' to INPRDY without writing any data to the endpoint FIFO will cause a zero-length packet to be transmitted upon reception of the next IN token.



C8051F320/1

A Bulk or Interrupt pipe can be shut down (or Halted) by writing '1' to the SDSTL bit (EINCSRL.4). While SDSTL = '1', hardware will respond to all IN requests with a STALL condition. Each time hardware generates a STALL condition, an interrupt will be generated and the STSTL bit (EINCSRL.5) set to '1'. The STSTL bit must be reset to '0' by firmware.

Hardware will automatically reset INPRDY to '0' when a packet slot is open in the endpoint FIFO. Note that if double buffering is enabled for the target endpoint, it is possible for firmware to load two packets into the IN FIFO at a time. In this case, hardware will reset INPRDY to '0' immediately after firmware loads the first packet into the FIFO and sets INPRDY to '1'. An interrupt will not be generated in this case; an interrupt will only be generated when a data packet is transmitted.

When firmware writes '1' to the FCDT bit (EINCSRH.3), the data toggle for each IN packet will be toggled continuously, regardless of the handshake received from the host. This feature is typically used by Interrupt endpoints functioning as rate feedback communication for Isochronous endpoints. When FCDT = '0', the data toggle bit will only be toggled when an ACK is sent from the host in response to an IN packet.

15.12.2.Endpoints1-3 IN Isochronous Mode

When the ISO bit (EINCSRH.6) is set to '1', the target endpoint operates in Isochronous (ISO) mode. Once an endpoint has been configured for ISO IN mode, the host will send one IN token (data request) per frame; the location of data within each frame may vary. Because of this, it is recommended that double buffering be enabled for ISO IN endpoints.

Hardware will automatically reset INPRDY (EINCSRL.0) to '0' when a packet slot is open in the endpoint FIFO. Note that if double buffering is enabled for the target endpoint, it is possible for firmware to load two packets into the IN FIFO at a time. In this case, hardware will reset INPRDY to '0' immediately after firmware loads the first packet into the FIFO and sets INPRDY to '1'. An interrupt will not be generated in this case; an interrupt will only be generated when a data packet is transmitted.

If there is not a data packet ready in the endpoint FIFO when USB0 receives an IN token from the host, USB0 will transmit a zero-length data packet and set the UNDRUN bit (EINCSRL.2) to '1'.

The ISO Update feature (see Section 15.7) can be useful in starting a double buffered ISO IN endpoint. If the host has already set up the ISO IN pipe (has begun transmitting IN tokens) when firmware writes the first data packet to the endpoint FIFO, the next IN token may arrive and the first data packet sent before firmware has written the second (double buffered) data packet to the FIFO. The ISO Update feature ensures that any data packet written to the endpoint FIFO will not be transmitted during the current frame; the packet will only be sent after a SOF signal has been received.



USB Register Definition 15.19. EINCSRL: USB0 IN Endpoint Control Low Byte

R	W	R/W	R/W	W	R/W	R/W	R/W	Reset Value	
-	CLRDT	STSTL	SDSTL	FLUSH	UNDRUN	FIFONE	INPRDY	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x11	
Bit7:	Unused. Rea	ad = 0b; Wr	ite = don't d	care.					
Bit6:	CLRDT: Clea		•						
	Write: Softw			this bit to re	eset the IN E	indpoint da	ta toggle to	ʻ0'.	
D'/-	Read: This b		eads '0'.						
Bit5:	STSTL: Sen		h '1' when a		ndehaka sia	nal is trans	mitted The		
	Hardware se flushed, and								
Bit4:	SDSTL: Sen			a. This hag		Jarea by 50	itware.		
	Software sho		' to this bit	to generate	a STALL ha	andshake ii	n response	to an IN	
	token. Softw		write '0' to t	this bit to te	rminate the	STALL sigr	nal. This bit	has no	
	effect in ISO								
Bit3:		USH: FIFO Flush.							
		riting a '1' to this bit flushes the next packet to be transmitted from the IN Endpoint FIFO. e FIFO pointer is reset and the INPRDY bit is cleared. If the FIFO contains multiple pack-							
	ets, software								
	when the FI								
Bit2:	UNDRUN: D								
	The function		•						
	ISO: Set whe	en a zero-le	ength packe	t is sent aft	er an IN toke	en is receiv	ed while bit	INPRDY =	
	Interrupt/Bul				response to	an IN toker	n.		
D:44	This bit must			e.					
Bit1:	FIFONE: FIF 0: The IN En								
	1. The IN En	•		one or more	e packets.				
Bit0:	INPRDY: In				puolioioi				
	Software sho	oftware should write '1' to this bit after loading a data packet into the IN Endpoint FIFO. lardware clears INPRDY due to any of the following:							
		. A data packet is transmitted.							
	2. Double bu 3. If the end	point is in Is	sochronous						
	until the next			oporeted -	uhan hardu	oro classe			
	An interrupt			jenerated \	when hardw	rare clears		s a result	
		Joing dan							



USB Register Definition 15.20. EINCSRH: USB0 IN Endpoint Control High Byte

R/W	R/W	R/W	R	R/W	R/W	R	R	Reset Value		
DBIEN	ISO	DIRSEL	-	FCDT	SPLIT	-	-	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:		
		0x12								
Bit7:	DBIEN: IN E	ndpoint Do	uble-buffer	Enable.						
		: Double-buffering disabled for the selected IN endpoint.								
	1: Double-bu	Double-buffering enabled for the selected IN endpoint.								
Bit6:	ISO: Isochro	D: Isochronous Transfer Enable.								
	This bit enab	oles/disable	s isochronc	ous transfer	s on the cur	rent endpoi	int.			
	0: Endpoint of	Endpoint configured for bulk/interrupt transfers.								
	•	Endpoint configured for isochronous transfers.								
Bit5:	DIRSEL: En	•								
	This bit is va				not split (S	PLIT = '0').				
	0: Endpoint of									
	1: Endpoint of									
Bit4:	Unused. Rea			care.						
Bit3:	FCDT: Force									
	0: Endpoint of transmission		switches or	nly when an	ACK is rec	eived follow	ving a data	a packet		
			forced to sv	vitch after e	very data pa	acket is trar	nsmitted, r	egardless of		
	ACK reception									
Bit2:	SPLIT: FIFO	•								
								cted FIFO is		
	used by the	•			selected FIF	O is used b	by the OU	I endpoint.		
Bits1–0:	Unused. Rea	ad = 00b; W	rite = don't	care.						

15.13. Controlling Endpoints1–3 OUT

Endpoints1-3 OUT are managed via USB registers EOUTCSRL and EOUTCSRH. All OUT endpoints can be used for Interrupt, Bulk, or Isochronous transfers. Isochronous (ISO) mode is enabled by writing '1' to the ISO bit in register EOUTCSRH. Bulk and Interrupt transfers are handled identically by hardware.

An Endpoint1-3 OUT interrupt may be generated by the following:

- 1. Hardware sets the OPRDY bit (EINCSRL.0) to '1'.
- 2. Hardware generates a STALL condition.

15.13.1.Endpoints1-3 OUT Interrupt or Bulk Mode

When the ISO bit (EOUTCSRH.6) = '0' the target endpoint operates in Bulk or Interrupt mode. Once an endpoint has been configured to operate in Bulk/Interrupt OUT mode (typically following an Endpoint0 SET_INTERFACE command), hardware will set the OPRDY bit (EOUTCSRL.0) to '1' and generate an interrupt upon reception of an OUT token and data packet. The number of bytes in the current OUT data packet (the packet ready to be unloaded from the FIFO) is given in the EOUTCNTH and EOUTCNTL registers. In response to this interrupt, firmware should unload the data packet from the OUT FIFO and reset the OPRDY bit to '0'.



A Bulk or Interrupt pipe can be shut down (or Halted) by writing '1' to the SDSTL bit (EOUTCSRL.5). While SDSTL = '1', hardware will respond to all OUT requests with a STALL condition. Each time hardware generates a STALL condition, an interrupt will be generated and the STSTL bit (EOUTCSRL.6) set to '1'. The STSTL bit must be reset to '0' by firmware.

Hardware will automatically set OPRDY when a packet is ready in the OUT FIFO. Note that if double buffering is enabled for the target endpoint, it is possible for two packets to be ready in the OUT FIFO at a time. In this case, hardware will set OPRDY to '1' immediately after firmware unloads the first packet and resets OPRDY to '0'. A second interrupt will be generated in this case.

15.13.2.Endpoints1-3 OUT Isochronous Mode

When the ISO bit (EOUTCSRH.6) is set to '1', the target endpoint operates in Isochronous (ISO) mode. Once an endpoint has been configured for ISO OUT mode, the host will send exactly one data per USB frame; the location of the data packet within each frame may vary, however. Because of this, it is recommended that double buffering be enabled for ISO OUT endpoints.

Each time a data packet is received, hardware will load the received data packet into the endpoint FIFO, set the OPRDY bit (EOUTCSRL.0) to '1', and generate an interrupt (if enabled). Firmware would typically use this interrupt to unload the data packet from the endpoint FIFO and reset the OPRDY bit to '0'.

If a data packet is received when there is no room in the endpoint FIFO, an interrupt will be generated and the OVRUN bit (EOUTCSRL.2) set to '1'. If USB0 receives an ISO data packet with a CRC error, the data packet will be loaded into the endpoint FIFO, OPRDY will be set to '1', an interrupt (if enabled) will be generated, and the DATAERR bit (EOUTCSRL.3) will be set to '1'. Software should check the DATAERR bit each time a data packet is unloaded from an ISO OUT endpoint FIFO.



USB Register Definition 15.21. EOUTCSRL: USB0 OUT Endpoint Control High Byte


W	R/W	R/W	W	R	R/W	R	R/W	Reset Value
CLRDT	STSTL	SDSTL	FLUSH	DATERR	OVRUN	FIFOFUL	OPRDY	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x14
Bit7:	CLRDT: Clea Write: Softw Read: This I	are should	write '1' to	this bit to re	set the OU	T endpoint o	data toggle	to '0'.
Bit6:	STSTL: Sen Hardware se be cleared b	t Stall ets this bit to		a STALL har	idshake sig	ınal is transı	mitted. This	s flag must
Bit5:	SDSTL: Sen Software sho '0' to this bit	ould write '1						nould write
Bit4:	FLUSH: FIF Writing a '1' FIFO pointer software mu when the FII	O Flush to this bit flu r is reset an st write '1' t	ushes the r d the OPR o FLUSH fo	next packet t DY bit is cle	o be read f ared. If the	rom the OU FIFO conta	T endpoint ins multiple	e packets,
Bit3:	DATERR: Da In ISO mode It is cleared	ata Error e, this bit is s when softwa	set by hard					uffing error.
Bit2:	OVRUN: Da This bit is se endpoint FIF 0: No data o	et by hardwa O. This bit verrun.	is only valio	d in ISO mo	de, and mu	st be cleare	d by softwa	are.
Bit1:	1: A data pa FIFOFUL: O			of a full FIF	O since this	s flag was la	ast cleared.	
	This bit indic point (DBIEN FIFO is full v 0: OUT endp 1: OUT endp	N = '1'), the when the FI point FIFO is	FIFO is full FO contain s not full.	when the F	IFO contair			
Bit0:	OPRDY: OU Hardware se ware should	ets this bit to	o '1' and ge					



USB Register Definition 15.22. EOUTCSRH: USB0 OUT Endpoint Control Low Byte

	R/W	R/W	R/W	R/W	R	R	R	R	Reset Value
	BOEN	ISO	-	-	-	-	-	-	00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:
									0x15
Bit Bit	6:	DBOEN: Do 0: Double-bu 1: Double-bu ISO: Isochro This bit enat 0: Endpoint 1: Endpoint Unused. Rea	uffering disa uffering ena phous Trans bles/disable configured f configured f	bled for the bled for the fer Enable s isochronc for bulk/inte for isochron	selected O ous transfers rrupt transfe ous transfe	UT endpoir s on the cur ers.	nt.	int.	

USB Register Definition 15.23. EOUTCNTL: USB0 OUT Endpoint Count Low



USB Register Definition 15.24. EOUTCNTH: USB0 OUT Endpoint Count High






Table 15.4. USB Transceiver Electrical Characteristics

 V_{DD} = 3.0 to 3.6V, –40 to +85 °C unless otherwise specified.

Parameters	Symbol	Conditions	Min	Тур	Max	Units
Transmitter			•	•		
Output High Voltage	V _{OH}		2.8			V
Output Low Voltage	V _{OL}				0.8	V
Output Crossover Point	V _{CRS}		1.3		2.0	V
Output Impedance	Z _{DRV}	Driving High Driving Low		38 38		W
Pull-up Resistance	R _{PU}	Full Speed (D+ Pull-up) Low Speed (D– Pull-up)	1.425 1.425	1.5 1.5	1.575 1.575	kΩ kΩ
Output Rise Time	Τ _R	Low Speed Full Speed	75 4		300 20	ns
Output Fall Time	Τ _F	Low Speed Full Speed	75 4		300 20	ns
Receiver					1	
Differential Input Sensitivity	V _{DI}	(D+) – (D–)	0.2			V
Differential Input Com- mon Mode Range	V _{CM}		0.8		2.5	V
Input Leakage Current	١L	Pullups Disabled		<1.0		μA
Note: Refer to the USB Sp	pecification fo	r timing diagrams and symbol d	efinitions.		•	•



16. SMBus

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/20th of the system clock as a master or slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. Three SFRs are associated with the SMBus: SMB0CF configures the SMBus; SMB0CN controls the status of the SMBus; and SMB0DAT is the data register, used for both transmitting and receiving SMBus data and slave addresses.




Figure 16.1. SMBus Block Diagram



16.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I²C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I²C-Bus Specification -- Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.

16.2. SMBus Configuration

Figure 16.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.




Figure 16.2. Typical SMBus Configuration

16.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 16.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.



All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 16.3 illustrates a typical SMBus transaction.




Figure 16.3. SMBus Transaction

16.3.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "16.3.4. SCL High (SMBus Free) Timeout" on page 172). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

16.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I²C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

16.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.



16.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 μ s, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.

16.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When transmitting, this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data, this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See Section "16.5. SMBus Transfer Modes" on page 180 for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section "16.4.2. SMB0CN Control Register" on page 176; Table 16.4 provides a quick SMB0CN decoding reference.

SMBus configuration options include:

- Timeout detection (SCL Low Timeout and/or Bus Free Timeout)
- SDA setup and hold time extensions
- Slave event enable/disable
- Clock source selection

These options are selected in the SMB0CF register, as described in Section "16.4.1. SMBus Configuration Register" on page 173.



16.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

SMBCS 1	SMBCS 0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

Table 16.1.	SMBus	Clock Source	Selection
			0010011011

The SMBCS1-0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 16.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "19. Timers" on page 209.

Equation 16.1. Minimum SCL High and Low Times

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 16.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 16.2.

Equation 16.2. Typical SMBus Bit Rate

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$



Figure 16.4 shows the typical SCL generation described by Equation 16.2. Notice that T_{HIGH} is typically twice as large as T_{LOW} . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 16.1.




Figure 16.4. Typical SMBus SCL Generation

Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 16.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time			
	T _{low} - 4 system clocks				
0	OR	3 system clocks			
	1 system clock + s/w delay*				
1	11 system clocks	12 system clocks			
*Note: Setup Time for ACK bit transmissions and the MSB of all data transfers. The s/w delay occurs between the time SMB0DAT or ACK is written and when SI is cleared. Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w delay is zero.					

With the SMBTOE bit set, Timer 3 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see Section "16.3.3. SCL Low Timeout" on page 171). The SMBus interface will force Timer 3 to reload while SCL is high, and allow Timer 3 to count when SCL is low. The Timer 3 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 16.4). When a Free Timeout is detected, the interface will respond as if a STOP was detected (an interrupt will be generated, and STO will be set).



SFR Definition 16.1. SMB0CF: SMBus Clock/Configuration

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W Reset Value	
ENSME	3 INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMBCS1	SMBCS0 00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR 0xC1	
							Address:	
D'17								
Bit7:	ENSMB: SMBus Enable.							
	This bit enables/disables the SMBus interface. When enabled, the interface constantly mon-							
	itors the SDA and SCL pins.							
	0: SMBus interface disabled.							
Bit6:	1: SMBus interface enabled. INH: SMBus Slave Inhibit.							
Dito.					not genera	te en interr	upt when slave events	
							er Mode interrupts are	
	not affected.			CIVIDUS SIG		bus. music		
			enabled.					
	0: SMBus Slave Mode enabled. 1: SMBus Slave Mode inhibited.							
Bit5:	BUSY: SMBus Busy Indicator.							
	This bit is se	et to logic 1	by hardwar	e when a tra	ansfer is in	progress. It	is cleared to logic 0	
	This bit is set to logic 1 by hardware when a transfer is in progress. It is cleared to logic 0 when a STOP or free-timeout is sensed.							
Bit4:	EXTHOLD: SMBus Setup and Hold Time Extension Enable.							
	This bit controls the SDA setup and hold times according to .							
	0: SDA Exte							
BHA	1: SDA Extended Setup and Hold Times enabled.							
Bit3:	SMBTOE: SMBus SCL Timeout Detection Enable.							
	This bit enables SCL low timeout detection. If set to logic 1, the SMBus forces Timer 3 to							
	reload while SCL is high and allows Timer 3 to count when SCL goes low. Timer 3 should be							
	programmed to generate interrupts at 25 ms, and the Timer 3 interrupt service routine							
Bit2:	should reset SMBus communication.							
DILZ.	SMBFTE: SMBus Free Timeout Detection Enable. When this bit is set to logic 1, the bus will be considered free if SCL and SDA remain high for							
Bits1–0:	more than 10 SMBus clock source periods. SMBCS1–SMBCS0: SMBus Clock Source Selection.							
2.101 01	These two bits select the SMBus clock source, which is used to generate the SMBus bit							
	rate. The selected device should be configured according to Equation 16.1.							
	SMBCS1	SMBCS0		Bus Clock				
	0	0		Fimer 0 Ove	-			
	0	1		Timer 1 Ove	-			
	1	0		2 High Byte				
	1	1	Timer	2 Low Byte	Overflow			



16.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see Figure 16.2). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER and TXMODE indicate the master/slave state and transmit/receive modes, respectively.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a '1' to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a '1' to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 16.3 for more details.

Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

Table 16.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 16.4 for SMBus status decoding using the SMB0CN register.



C8051F320/1

SFR Definition 16.2. SMB0CN: SMBus Control

			DAA			DAN	DAV	DesetMales	
R MASTE		R/W STA	R/W STO	R ACKRQ	R ARBLOST	R/W ACK	R/W SI	Reset Value	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable	
Ditt	Dito	Dito	BRI	Dito	DILL		SFR Addres		
Bit7:	MASTER: SI	MBus Mas	ter/Slave	Indicator.					
	This read-only bit indicates when the SMBus is operating as a master.								
	0: SMBus operating in Slave Mode.								
Dire	1: SMBus operating in Master Mode. TXMODE: SMBus Transmit Mode Indicator.								
Bit6:					, in an arating				
	This read-on 0: SMBus in	•		the SIVIBU	s is operating	as a trans	mitter.		
	1: SMBus in								
Bit5:	STA: SMBus								
Ditol	Write:	otart hag							
	0: No Start g	enerated.							
								free (If the bus	
	is not free, th							,	
	STA is set by software as an active Master, a repeated START will be generated after the								
	next ACK cycle.								
	Read: 0: No Start o	r reneated	Start det	ected					
	1: Start or rej	•							
Bit4:	STO: SMBus								
	Write:								
	0: No STOP condition is transmitted.								
	1: Setting STO to logic 1 causes a STOP condition to be transmitted after the next ACK								
	cycle. When the STOP condition is generated, hardware clears STO to logic 0. If both STA								
	and STO are set, a STOP condition is transmitted followed by a START condition.								
	Read: 0: No Stop condition detected.								
	1: Stop condition detected (if in Slave Mode) or pending (if in Master Mode).								
Bit3:	ACKRQ: SMBus Acknowledge Request								
	This read-only bit is set to logic 1 when the SMBus has received a byte and needs the ACK								
	bit to be writt								
Bit2:	ARBLOST: SMBus Arbitration Lost Indicator.								
	This read-only bit is set to logic 1 when the SMBus loses arbitration while operating as a transmitter. A lost arbitration while a slave indicates a bus error condition.							erating as a	
Bit1:	ACK: SMBus								
Ditt.			U U		records inco	mina ACK	levels. It	should be writ-	
	This bit defines the out-going ACK level and records incoming ACK levels. It should be writ- ten each time a byte is received (when ACKRQ=1), or read after each byte is transmitted.								
	0: A "not acknowledge" has been received (if in Transmitter Mode) OR will be transmitted (if								
	in Receiver M								
		-	as been re	eceived (if in	n Transmitter	Mode) OR	will be tra	ansmitted (if in	
DitO	Receiver Mo								
Bit0:	SI: SMBus Ir	•	-	the conditi	ons listed in T	Table 16 2	SI muet k	be cleared by	
	software. Wh						Simusti	Je dealed by	
			., 502 15						



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	• A START is generated.	A STOP is generated.Arbitration is lost.
TXMODE	 START is generated. SMB0DAT is written before the start of an SMBus frame. 	 A START is detected. Arbitration is lost. SMB0DAT is not written before the start of an SMBus frame.
STA	 A START followed by an address byte is received. 	 Must be cleared by software.
STO	A STOP is detected while addressed as a slave.Arbitration is lost due to a detected STOP.	 A pending STOP is generated.
ACKRQ	 A byte has been received and an ACK response value is needed. 	After each ACK cycle.
ARBLOST	 A repeated START is detected as a MASTER when STA is low (unwanted repeated START). SCL is sensed low while attempting to generate a STOP or repeated START condition. SDA is sensed low while transmitting a '1' (excluding ACK bits). 	
ACK	 The incoming ACK value is low (ACKNOWL- EDGE). 	• The incoming ACK value is high (NOT ACKNOWLEDGE).
SI	 A START has been generated. Lost arbitration. A byte has been transmitted and an ACK/NACK received. A byte has been received. A START or repeated START followed by a slave address + R/W has been received. A STOP has been received. 	Must be cleared by software.


Table 16.3. Sources for Hardware Changes to SMB0CN



16.4.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.



SFR Definition 16.3. SMB0DAT: SMBus Data



16.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when operating as a transmitter.

16.5.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 16.5 shows a typical Master Transmitter sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 16.5. Typical Master Transmitter Sequence



16.5.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (READ). Serial data is then received from the slave on SDA while the SMBus outputs the serial clock. The slave transmits one or more bytes of serial data. After each byte is received, ACKRQ is set to '1' and an interrupt is generated. Software must write the ACK bit (SMB0CN.1) to define the outgoing acknowledge value (Note: writing a '1' to the ACK bit generates an ACK; writing a '0' generates a NACK). Software should write a '0' to the ACK bit after the last byte is received, to transmit a NACK. The interface exits Master Receiver Mode after the SMB0DAT is written while an active Master Receiver. Figure 16.6 shows a typical Master Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.




Figure 16.6. Typical Master Receiver Sequence



C8051F320/1

16.5.3. Slave Receiver Mode

Serial data is received on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode when a START followed by a slave address and direction bit (WRITE in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are received. Software must write the ACK bit after each received byte to ACK or NACK the received byte. The interface exits Slave Receiver Mode after receiving a STOP. Note that the interface will switch to Slave Transmitter Mode if SMB0DAT is written while an active Slave Receiver. Figure 16.7 shows a typical Slave Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.




Figure 16.7. Typical Slave Receiver Sequence



16.5.4. Slave Transmitter Mode

Serial data is transmitted on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. Upon entering Slave Transmitter Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until a START is detected. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters Slave Transmitter Mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written to before SI is cleared (Note: an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 16.8 shows a typical Slave Transmitter sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 16.8. Typical Slave Transmitter Sequence



16.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. In the table below, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. Note that the shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed but do not conform to the SMBus specification.

	Values Read				Values Written				
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STo	ACK
	1110	0	0	х	A master START was generated.	Load slave address + R/W into SMB0DAT.	0	0	х
		0	0	0	A master data or address byte	Set STA to restart transfer.	1	0	Х
ъ		0	0	U	was transmitted; NACK received.	Abort transfer.	0	1	Х
nsmitt						Load next data byte into SMB0DAT.	0	0	Х
Tra						End transfer with STOP.	0	1	Х
Master Transmitter	1100	0	0	1	A master data or address byte	End transfer with STOP and start another transfer.	1	1	х
2						Send repeated START.	1	0	Х
						Switch to Master Receiver Mode (clear SI without writ- ing new data to SMB0DAT).	0	0	х

Table 16.4. SMBus Status Decoding



	Valu	es F	Read	ł				/alue Vritte	-		
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State Typical Response Option		STA	STo	ACK		
						Acknowledge received byte; Read SMB0DAT.	0	0	1		
						Send NACK to indicate last byte, and send STOP.	0	1	0		
						Send NACK to indicate last byte, and send STOP fol- lowed by START.	1	1	0		
ceiver								Send ACK followed by repeated START.	1	0	1
Master Receiver	1000	1	0	Х	ACK requested.	Send NACK to indicate last byte, and send repeated START.	1	0	0		
Ÿ						Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1		
						Send NACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0		
j.		0	0	0	A slave byte was transmitted; NACK received.	No action required (expect- ing STOP condition).	0	0	х		
ismitte	0100	0	0	1	A slave byte was transmitted; ACK received.	Load SMB0DAT with next data byte to transmit.	0	0	х		
Slave Transmitter		0	1	Х	A Slave byte was transmitted; error detected.	No action required (expect- ing Master to end transfer).	0	0	х		
Slav	0101	0	х	Х	An illegal STOP or bus error was detected while a Slave Transmission was in progress.	Clear STO.	0	0	х		

Table 16.4. SMBus Status Decoding (Continued)



C8051F320/1

	Valu	es F	Read	ł				/alue Vritte	
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Yes Current SMbus State Typical Response Option		STA	STo	ACK
		1	0	x	A slave address was received;	Acknowledge received address.	0	0	1
		1	0	^	ACK requested.	Do not acknowledge received address.	0	0	0
	0010					Acknowledge received address.	0	0	1
		1	1			Do not acknowledge received address.	0	0	0
		requested.		requested.	Reschedule failed transfer; do not acknowledge received address.	1	0	0	
iver	0010	0	1	х	Lost arbitration while attempting a	Abort failed transfer.	0	0	Х
ece	0010	U		^	repeated START.	Reschedule failed transfer.	1	0	Х
Slave Receiver		1	1	х	Lost arbitration while attempting a STOP.	No action required (transfer complete/aborted).	0	0	0
SI	0001	0	0	х	A STOP was detected while addressed as a Slave Transmitter or Slave Receiver.	Clear STO.	0	0	x
		0	1	х	Lost arbitration due to a detected	Abort transfer.	0	0	Х
					STOP.	Reschedule failed transfer.	1	0	Х
		1	0	x	A slave byte was received; ACK	Acknowledge received byte; Read SMB0DAT.	0	0	1
	0000				requested.	Do not acknowledge received byte.	0	0	0
		1	1	х	Lost arbitration while transmitting	Abort failed transfer.	0	0	0
				^	a data byte as master.	Reschedule failed transfer.	1	0	0

Table 16.4. SMBus Status Decoding (Continued)




17. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "17.1. Enhanced Baud Rate Generation" on page 188). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).







17.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 17.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.




Figure 17.2. UART0 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "19.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 211). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, the external oscillator clock / 8, or an external input T1. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 17.1.

Equation 17.1. UART0 Baud Rate

$$UartBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$

Where $T1_{CLK}$ is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "19. Timers" on page 209. A quick reference for typical baud rates and system clock frequencies is given in Table 17.1. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.

17.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown below.






Figure 17.3. UART Interconnect Diagram

17.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.





Figure 17.4. 8-Bit UART Timing Diagram



17.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to '1'. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to '1'.





17.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).






Figure 17.6. UART Multi-Processor Mode Interconnect Diagram



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
SOMODE	-	MCE0	REN0	TB80	RB80	TI0	RI0	0100000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable			
							SFR Addres	s: 0x98			
Bit7:		Carial Dart (Oneration	Mada							
DIL7.		Serial Port (•								
	This bit selects the UART0 Operation Mode. 0: 8-bit UART with Variable Baud Rate.										
		RT with Vari									
Bit6:		Read = 1b.									
Bit5:	MCE0: Mul	tiprocessor	Communic	ation Enab	le.						
	The functio	n of this bit	is depende	nt on the S	Serial Port 0	Operation	Mode.				
		0: Checks		•							
		_ogic level o									
		RI0 will only			•	/el 1.					
		1: Multipro			ns Enable.						
		_ogic level o		•	برمامها مرماري	المعاملة معار					
Bit4:		RI0 is set ar eive Enable		upt is gene	rated only v	vnen the hil	nth dit is ic	bgic 1.			
DII4.		ables/disable		T receiver							
		eception dis									
		eception en									
Bit3:		n Transmiss									
	The logic le	vel of this b	it will be as	signed to t	he ninth trai	nsmission b	it in 9-bit l	JART Mode. It			
	is not used	in 8-bit UA	RT Mode.	Set or clea	ared by softw	ware as req	uired.				
Bit2:	RB80: Nintl	h Receive E	Bit.								
			alue of the	STOP bit	in Mode 0; i	t is assigne	d the valu	e of the 9th			
	data bit in M										
Bit1:		nit Interrupt	0				-				
								he 8th bit in 8-			
			-	-			,	en the UART0			
		s bit must b				ector to the	UARTUIN	terrupt service			
Bit0:		e Interrupt		nanually by	Sollware.						
			•	e of data ha	s been rece	eived by UA	RT0 (set a	at the STOP bit			
							•	uses the CPU			
								nually by soft-			
	ware.		•								

SFR Definition 17.1. SCON0: Serial Port 0 Control



SFR Definition 17.2. SBUF0: Serial (UART0) Port Data Buffer

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address	: 0x99
Bits7–0:	SBUF0[7:0]: This SFR ac data is writte sion. Writing tents of the r	cesses two en to SBUF(a byte to S	registers; a), it goes to BUF0 initia	transmit sh the transm	hift register a t shift regis	ter and is h	eld for seria	al transmis-



	Target Baud Rate (bps)	Actual Baud Rate (bps)	Baud Rate Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)
	230400	230769	0.16%	52	SYSCLK	XX	1	0xE6
	115200	115385	0.16%	104	SYSCLK	XX	1	0xCC
MHz	57600	57692	0.16%	208	SYSCLK	XX	1	0x98
2 M	28800	28846	0.16%	416	SYSCLK	XX	1	0x30
= 12	14400	14423	0.16%	832	SYSCLK / 4	01	0	0x98
	9600	9615	0.16%	1248	SYSCLK / 4	01	0	0x64
SCLK	2400	2404	0.16%	4992	SYSCLK / 12	00	0	0x30
SX	1200	1202	0.16%	9984	SYSCLK / 48	10	0	0x98
	230400	230769	0.16%	104	SYSCLK	XX	1	0xCC
	115200	115385	0.16%	208	SYSCLK	XX	1	0x98
MHz	57600	57692	0.16%	416	SYSCLK	XX	1	0x30
	28800	28846	0.16%	832	SYSCLK / 4	01	0	0x98
= 24	14400	14423	0.16%	1664	SYSCLK / 4	01	0	0x30
	9600	9615	0.16%	2496	SYSCLK / 12	00	0	0x98
SCLK	2400	2404	0.16%	9984	SYSCLK / 48	10	0	0x98
SΥ	1200	1202	0.16%	19968	SYSCLK / 48	10	0	0x30

Table 17.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator


X = Don't care

*Note: SCA1-SCA0 and T1M define the Timer Clock Source. Bit definitions for these values can be found in Section "19.1. Timer 0 and Timer 1" on page 209.



18. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.







18.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

18.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

18.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

18.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

18.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

- NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.
- 2. NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.
- NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 18.2, Figure 18.3, and Figure 18.4 for typical connection diagrams of the various operational modes. **Note that the setting of NSSMD bits affects the pinout of the device.** When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "14. Port Input/Output" on page 126 for general purpose port I/O and crossbar information.



18.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSS-MD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 18.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 18.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 18.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.






Figure 18.2. Multiple-Master Mode Connection Diagram



Figure 18.3. 3-Wire Single Master and Slave Mode Connection Diagram




Figure 18.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram

18.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.



When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 18.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 18.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

18.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note that all of the following bits must be cleared by software.

- 1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.
- 2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.
- 3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.
- 4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.

18.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 18.5. For slave mode, the clock and data relationships are shown in Figure 18.6 and Figure 18.7. Note that CKPHA must be set to '0' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x

The SPI0 Clock Rate Register (SPI0CKR) as shown in Figure 18.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is



C8051F320/1

slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock.





Figure 18.5. Master Mode Data/Clock Timing





C8051F320/1




Figure 18.7. Slave Mode Data/Clock Timing (CKPHA = 1)



18.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.



SFR Definition 18.1. SPI0CFG: SPI0 Configuration

R	R/W	R/W	R/W	R	R	R	R	Reset Value
SPIBSY	MSTEN	CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	s: 0xA1
D:4 7.			(باممام					
Bit 7:	SPIBSY: SP This bit is se			l transfor is	in prograss	(Mactor or	clava Moda	<u>م</u>
Bit 6:	MSTEN: Ma				in progress	(master or	Slave Mode	
Dit 0.	0: Disable m			n slave mod	e			
	1: Enable ma		•		0.			
Bit 5:	CKPHA: SPI		•					
	This bit cont	rols the SP	10 clock pha	ase.				
	0: Data cente	ered on firs	t edge of S	CK period.*				
	1: Data cente	ered on sec	cond edge o	of SCK perio	od.*			
Bit 4:	CKPOL: SPI							
	This bit cont			arity.				
	0: SCK line I							
Bit 3:	1: SCK line I	•		d ophy)				
DIL J.	SLVSEL: Sla This bit is se				is low indic	ating SDIA i	is the select	od slavo. It
	is cleared to							
	instantaneou							
Bit 2:	NSSIN: NSS				•		o	
	This bit mim			•	• /	the NSS po	ort pin at the	e time that
	the register i						•	
Bit 1:	SRMT: Shift	Register Er	mpty (Valid	in Slave Mo	de, read or	nly).		
	This bit will b							
	and there is							
	receive buffe				byte is trar	nsferred to t	the shift regi	ster from
	the transmit							
D:+ 0.	NOTE: SRM				Mada waad	ال ما ما		
Bit 0:	RXBMT: Rec						nd containa	20 2011
	This bit will b							
	information. If there is new information available in the receive buffer that has not been read this bit will return to logic 0.							
	NOTE: RXB	•		r Mode				
*Note:								ata on MISO is
	sampled one SYSCLK before the end of each data bit, to provide maximum settling time for the slave device. See Table 18.1 for timing parameters.							
	device. See T	able 18.1 for	timing parar	neters.				




SFR Definition 18.2. SPI0CN: SPI0 Control


R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value		
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
Diti	Dito	Dito	Bitt	Bito	BRE	Ditt	SFR Address:			
Bit 7:	SPIF: SPI0	Interrupt F	lag.							
	This bit is s	et to logic	1 by hardwa	ire at the er	nd of a data	transfer. I	f interrupts a	are enabled,		
	setting this	bit causes	the CPU to	vector to th	e SPI0 inte	rrupt servi	ce routine.	This bit is not		
	automatical	ly cleared	by hardware	e. It must be	e cleared by	software.				
Bit 6:	WCOL: Wri		•							
								te that a write		
		•		mpted while	e the transm	nit buffer a	Iready conta	ained data. It		
D 2 C	must be cle									
Bit 5:	MODF: Moo		0	wa (anal man						
	collision is c							master mode		
	matically cle) i). This dit	is not auto-		
Bit 4:	RXOVRN: F					ware.				
Dit 4.						⊇I0 interru	pt) when the	e receive buf-		
								nt transfer is		
								ware. It must		
	be cleared	by software	Э.				·			
Bits 3–2:	NSSMD1-N									
	Selects bety									
	(See Sectio				ation" on pa	ge 197 an	d Section "1	18.3. SPI0		
	Slave Mode				.					
	00: 3-Wire \$				•					
	01: 4-Wire \$									
	assume the	•		ISS Signal is	s mapped as	s an outpu	it from the d	evice and will		
Bit 1:	TXBMT: Tra									
Dit 1.	This bit will			new data h	as been wr	itten to the	e transmit bi	uffer When		
			•					set to logic 1,		
						•		·····;		
Bit 0:	indicating that it is safe to write a new byte to the transmit buffer. SPIEN: SPI0 Enable.									
	This bit ena	This bit enables/disables the SPI.								
	0: SPI disat	D: SPI disabled.								
	1: SPI enab	oled.								








SFR Definition 18.3. SPI0CKR: SPI0 Clock Rate








* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.






* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 18.9. SPI Master Timing (CKPHA = 1)




C8051F320/1



* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 18.11. SPI Slave Timing (CKPHA = 1)



Parameter	Description	Min	Max	Units
Master Mode	Timing* (See Figure 18.8 and Figure 18.9)	I		1
т _{мскн}	SCK High Time	1 x T _{SYSCLK}	—	ns
T _{MCKL}	SCK Low Time	1 x T _{SYSCLK}	_	ns
T _{MIS}	MISO Valid to SCK Shift Edge	1 x T _{SYSCLK} + 20	_	ns
т _{мін}	SCK Shift Edge to MISO Change	0	_	ns
Slave Mode T	iming* (See Figure 18.10 and Figure 18.11)			
T _{SE}	NSS Falling to First SCK Edge	2 x T _{SYSCLK}	_	ns
T _{SD}	Last SCK Edge to NSS Rising	2 x T _{SYSCLK}	_	ns
T _{SEZ}	NSS Falling to MISO Valid	—	4 x T _{SYSCLK}	ns
T _{SDZ}	NSS Rising to MISO High-Z	—	4 x T _{SYSCLK}	ns
т _{скн}	SCK High Time	5 x T _{SYSCLK}	_	ns
Т _{СКL}	SCK Low Time	5 x T _{SYSCLK}	_	ns
T _{SIS}	MOSI Valid to SCK Sample Edge	2 x T _{SYSCLK}	_	ns
T _{SIH}	SCK Sample Edge to MOSI Change	2 x T _{SYSCLK}	_	ns
т _{ѕон}	SCK Shift Edge to MISO Change	—	4 x T _{SYSCLK}	ns
T _{SLH}	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6 x T _{SYSCLK}	8 x T _{SYSCLK}	ns
*Note: T _{SYSCLK}	is equal to one period of the device system clock (SY	/SCLK).	•	

Table 18.1. SPI Slave Timing Parameters



19. Timers

Each MCU includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer for use with the ADC, SMBus, USB (frame measurements), or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 and Timer 3 offer 16-bit and split 8-bit timer functionality with autoreload.

Timer 0 and Timer 1 Modes:	Timer 2 Modes:	Timer 3 Modes:		
13-bit counter/timer	16-bit timer with auto-reload	16-bit timer with auto-reload		
16-bit counter/timer	To-bit timer with adto-reload	To-bit timer with adto-reload		
8-bit counter/timer with auto-reload	Two 8-bit timers with	Two 8-bit timers with		
Two 8-bit counter/timers (Timer 0 only)	auto-reload	auto-reload		

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See Figure 19.3 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 and Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.

19.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "9.3.5. Interrupt Register Descriptions" on page 90); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (SFR Definition 9.7). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

19.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section



"14.1. Priority Crossbar Decoder" on page 128 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 19.3).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is active as defined by bit IN0PL in register INT01CF (see Figure 8.13). Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "9.3.5. Interrupt Register Descriptions" on page 90), facilitating pulse width measurements.

TR0	GATE0	/INT0	Counter/Timer
0	Х	Х	Disabled
1	0	Х	Enabled
1	1	0	Disabled
1	1	1	Enabled
X = Dc	on't Care	•	•

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register INT01CF (see Figure 8.13).




Figure 19.1. T0 Mode 0 Block Diagram



19.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

19.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit INOPL in register INT01CF (see Section "9.3.2. External Interrupts" on page 88 for details on the external input signals /INT0 and /INT1).




Figure 19.2. T0 Mode 2 Block Diagram




C8051F320/1

19.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.







SFR Definition 19.1. TCON: Timer Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bi	t addressabl	e) 0x88
		~ " -						
Bit7:	TF1: Timer 1 Overflow Flag.							
	Set by hardware when Timer 1 overflows. This flag can be cleared by software but is auto- matically cleared when the CPU vectors to the Timer 1 interrupt service routine.							
	0: No Timer					enupt servi		· -
	1: Timer 1 ha							
Bit6:	TR1: Timer 1							
	0: Timer 1 disabled.							
	1: Timer 1 er							
Bit5:	TF0: Timer 0	Overflow F	-lag.					
	Set by hardware when Timer 0 overflows. This flag can be cleared by software but is auto-							
	matically cleared when the CPU vectors to the Timer 0 interrupt service routine.							
	0: No Timer							
	1: Timer 0 ha							
Bit4:	TR0: Timer 0 0: Timer 0 di		rol.					
	1: Timer 0 er							
Bit3:								
	IE1: External Interrupt 1. This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be							
	cleared by software but is automatically cleared when the CPU vectors to the External Inter							
	rupt 1 service routine if IT1 = 1. When IT1 = 0, this flag is set to '1' when /INT1 is active as							
	defined by bit IN1PL in register IT01CF (see SFR Definition 9.13).							
Bit2: Bit1:	IT1: Interrupt							
	This bit selects whether the configured /INT1 interrupt will be edge or level sensitive. /INT1							
	is configured active low or high by the IN1PL bit in the IT01CF register (see SFR Definition							
	9.13).		ام					
	0: /INT1 is le 1: /INT1 is e							
	IE0: Externa							
Dit i		•		n edge/leve	el of type de	fined by IT() is detect	ed. It can be
	This flag is set by hardware when an edge/level of type defined by IT0 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Inter-							
	rupt 0 service routine if $IT0 = 1$. When $IT0 = 0$, this flag is set to '1' when /INT0 is active as							
	defined by bit IN0PL in register IT01CF (see SFR Definition 9.13).							
Bit0:	IT0: Interrupt							
	This bit seled							
	is configured	l active low	or high by t	he IN0PL k	oit in registe	r IT01CF (s	ee SFR D	efinition
	9.13).		ام					
	0: /INT0 is le							
	1: /INT0 is e	uge mggere	eu.					



SFR Definition 19.2. TMOD: Timer Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0x89
Bit7:	GATE1: Ti	mer 1 Gate	Control.					
			hen TR1 = 1 i					
			nly when TR1		T1 is activ	e as define	d by bit IN	1PL in regis-
			Definition 9.1	3).				
Bit6:		nter/Timer						
			ner 1 increme					
		Function:	Timer 1 increi	mented by h	igh-to-low 1	transitions of	on external	input pin
Dito 5 1:	(T1).	10. Timor 1	Mada Salad					
Bits5–4:			Mode Select Timer 1 opera					
	THESE DIIS	Select the		allon mode.				
	T1M1	T1M0		Mode				
	0	0	Mode (): 13-bit cou	nter/timer			
	0	1	Mode 1	: 16-bit cou	nter/timer			
	1	0	Mode 2: 8-b	oit counter/ti	mer with au	ito-		
	1	Ū		reload				
	1	1	Mode					
D:40.			Control					
Bit3:		mer 0 Gate						
			hen TR0 = 1 i nly when TR0				d by bit INI	
			Definition 9.1		10 15 activ	e as define		
Bit2:		nter/Timer		5).				
DILZ.			ner 0 increme	ented by clor	k defined h	ov TOM bit ()
			Timer 0 increi					
	(T0).	i dilotioni			ight to loth t			input pin
Bits1–0:	· · ·	M0: Timer C	Mode Select					
			Timer 0 opera					
	T0M1	T0M0		Mode				
	0	0	Mode (): 13-bit cou	nter/timer			
	0	1	Mode 1	: 16-bit cou	nter/timer			
		_	Mode 2: 8-b	oit counter/tii	mer with au	ito-		
	1	0						
	1	0		reload Two 8-bit co				



SFR Definition 19.3. CKCON: Clock Control


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
ТЗМН	T3ML	T2MH	T2ML	T1M	TOM	SCA1	SCA0	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0x8E			
Bit7:	T3MH: Time	er 3 High By	te Clock Se	elect.							
	This bit sele	ects the cloc	k supplied t	to the Timer	3 high byte	e if Timer 3 i	is configur	ed in split 8-			
	bit timer mode. T3MH is ignored if Timer 3 is in any other mode.										
	0: Timer 3 high byte uses the clock defined by the T3XCLK bit in TMR3CN.										
Ditc	1: Timer 3 high byte uses the system clock.										
Bit6:	T3ML: Timer 3 Low Byte Clock Select.										
	This bit selects the clock supplied to Timer 3. If Timer 3 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer.										
	0: Timer 3 lo						3CN.				
	1: Timer 3 lo	•		•							
Bit5:	T2MH: Time	er 2 High By	te Clock Se	elect.							
			•••				is configur	ed in split 8-			
	bit timer mo		-		•						
	0: Timer 2 h			•	the T2XCL	.K bit in TMI	R2CN.				
Bit4:	1: Timer 2 high byte uses the system clock. T2ML: Timer 2 Low Byte Clock Select.										
DIL4.	This bit selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer										
	mode, this bit selects the clock supplied to the lower 8-bit timer.										
	0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN.										
	1: Timer 2 low byte uses the system clock.										
Bit3:	T1M: Timer 1 Clock Select.										
	This select the clock source supplied to Timer 1. T1M is ignored when C/T1 is set to logic 1.										
	0: Timer 1 uses the clock defined by the prescale bits, SCA1-SCA0.1: Timer 1 uses the system clock.										
Bit2:	TOM: Timer 0 Clock Select.										
	This bit selects the clock source supplied to Timer 0. TOM is ignored when C/T0 is set to										
	logic 1.										
	0: Counter/Timer 0 uses the clock defined by the prescale bits, SCA1-SCA0. 1: Counter/Timer 0 uses the system clock.										
Dited 0.											
Bits1–0:	SCA1–SCA0: Timer 0/1 Prescale Bits.										
	These bits control the division of the clock supplied to Timer 0 and/or Timer 1 if configured to use prescaled clock inputs.										
			np ato:								
	SCA1	SCA0		aled Clock							
	0	0	•	ck divided	-						
	0	1	•	ock divided	-						
	1	0	•	ock divided	-						
	1	1		ock divided							
		nal clock divi	ded by 8 is s	synchronized	with the						
	syste	m clock.									




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x8A
	TL0: Timer 0 The TL0 regi		ow byte of	the 16-bit T	imer 0.			

SFR Definition 19.4. TL0: Timer 0 Low Byte


SFR Definition 19.5. TL1: Timer 1 Low Byte



SFR Definition 19.6. TH0: Timer 0 High Byte



SFR Definition 19.7. TH1: Timer 1 High Byte





19.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode, (split) 8-bit auto-reload mode, or USB Start-of-Frame (SOF) capture mode. The Timer 2 operation mode is defined by the T2SPLIT (TMR2CN.3) and T2SOF (TMR2CN.4) bits.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

19.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT = '0' and T2SOF = '0', Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 19.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.




Figure 19.4. Timer 2 16-Bit Mode Block Diagram



19.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT = '1' and T2SOF = '0', Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8bit timers operate in auto-reload mode as shown in Figure 19.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH	T2XCLK	TMR2H Clock Source					
0	0	SYSCLK / 12					
0	1	External Clock / 8					
1	Х	SYSCLK					

T2ML	T2XCLK	TMR2L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.




Figure 19.5. Timer 2 8-Bit Mode Block Diagram



19.2.3. USB Start-of-Frame Capture

When T2SOF = '1', Timer 2 operates in USB Start-of-Frame (SOF) capture mode. When T2SPLIT = '0', Timer 2 counts up and overflows from 0xFFFF to 0x0000. Each time a USB SOF is received, the contents of the Timer 2 registers (TMR2H:TMR2L) are latched into the Timer 2 Reload registers (TMR2RLH:TMR2RLL). A Timer 2 interrupt is generated if enabled. This mode can be used to calibrate the system clock or external oscillator against the known USB host SOF clock.





Figure 19.6. Timer 2 SOF Capture Mode (T2SPLIT = '0')

When T2SPLIT = '1', the Timer 2 registers (TMR2H and TMR2L) act as two 8-bit counters. Each counter counts up independently and overflows from 0xFF to 0x00. Each time a USB SOF is received, the contents of the Timer 2 registers are latched into the Timer 2 Reload registers (TMR2RLH and TMR2RLL). A Timer 2 interrupt is generated if enabled.





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
TF2H	TF2L	TF2LEN	T2SOF	T2SPLIT	TR2	-	T2XCLK	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres
						(b	it addressable)	0xC8
			• • • • • • • • • • • • • • • • • • •					
Bit7:	TF2H: Time Set by hard				orflowe fro		0x00 lp 16	hit modo
	this will occu							
	enabled, set							
	TF2H is not	•						
Bit6:	TF2L: Timer						,	
	Set by hard			•	erflows fror	n 0xFF to (0x00. When	this bit is
	set, an interi	rupt will be g	enerated if	TF2LEN is	set and Tin	ner 2 interr	upts are ena	bled. TF2
	will set wher	•		s regardless	of the Tim	er 2 mode.	This bit is n	ot automa
	ically cleared							
Bit5:	TF2LEN: Tir						.	
	This bit enal							
	rupts are en 0: Timer 2 L					e iow byte t		eniows.
	1: Timer 2 L							
Bit4:	T2SOF: Tim				е			
	0: SOF Cap				-			
	1: SOF Cap			e a USB SO	F is receive	ed, the con	tents of the	Timer 2 re
	isters (TMR	2H and TMF	R2L) are lat	ched into the	e Timer 2 r	eload regis	ters (TMR2	RLH and
	TMR2RLH),		•	-	ed (if enable	ed).		
Bit3:	T2SPLIT: Ti	•						
	When this b		•			with auto-re	eload.	
	0: Timer 2 o							
0:+0.	1: Timer 2 o			ito-reload tin	ners.			
Bit2:	TR2: Timer 2 This bit enal			n 8-bit mode	this hit o	nables/disc		H only:
	TMR2L is al					100105/0150		r only,
	0: Timer 2 d							
	1: Timer 2 e							
Bit1:	UNUSED. R	lead = 0b. V	/rite = don'	t care.				
BitO:	T2XCLK: Tir	mer 2 Exterr	nal Clock S	elect.				
	This bit sele							
	selects the e							
	Select bits (-			be used to	o select betw	veen the
	external clos							
	0: Timer 2 e							o ovtorr-
	1: Timer 2 e oscillator so							ie external
	USCIIIALUI SU		เม่า การ จุโ	ICHIOHIZEU V	viui uie 373			

SFR Definition 19.8. TMR2CN: Timer 2 Control




SFR Definition 19.9. TMR2RLL: Timer 2 Reload Register Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xCA
٦	MR2RLL: T MR2RLL he node, or the	olds the low	byte of the	e reload valu			erating in	auto-reload


SFR Definition 19.10. TMR2RLH: Timer 2 Reload Register High Byte

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xCB
Bits	-	TMR2RLH: T The TMR2RI reload mode	_H holds th	e high byte	of the reloa	d value for			ing in auto-

SFR Definition 19.11. TMR2L: Timer 2 Low Byte



SFR Definition 19.12. TMR2H Timer 2 High Byte





C8051F320/1

19.3. Timer 3

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode, (split) 8-bit auto-reload mode, or USB Start-of-Frame (SOF) capture mode. The Timer 3 operation mode is defined by the T3SPLIT (TMR3CN.3) and T3SOF (TMR2CN.4) bits.

Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 3 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

19.3.1. 16-bit Timer with Auto-Reload

When T3SPLIT (TMR3CN.3) is zero, Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TM3RLL) is loaded into the Timer 3 register as shown in Figure 19.4, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled, an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x00.




Figure 19.8. Timer 3 16-Bit Mode Block Diagram



19.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 19.5. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:

ТЗМН	T3XCLK	TMR3H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T3ML	T3XCLK	TMR3L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.




Figure 19.9. Timer 3 8-Bit Mode Block Diagram



19.3.3. USB Start-of-Frame Capture

When T3SOF = '1', Timer 3 operates in USB Start-of-Frame (SOF) capture mode. When T3SPLIT = '0', Timer 3 counts up and overflows from 0xFFFF to 0x0000. Each time a USB SOF is received, the contents of the Timer 3 registers (TMR3H:TMR3L) are latched into the Timer 3 Reload registers (TMR3RLH:TMR3RLL). A Timer 3 interrupt is generated if enabled. This mode can be used to calibrate the system clock or external oscillator against the known USB host SOF clock.




Figure 19.10. Timer 3 SOF Capture Mode (T3SPLIT = '0')

When T3SPLIT = '1', the Timer 3 registers (TMR3H and TMR3L) act as two 8-bit counters. Each counter counts up independently and overflows from 0xFF to 0x00. Each time a USB SOF is received, the contents of the Timer 3 registers are latched into the Timer 3 Reload registers (TMR3RLH and TMR3RLL). A Timer 3 interrupt is generated if enabled.




Figure 19.11. Timer 3 SOF Capture Mode (T3SPLIT = '1')




SFR Definition 19.13. TMR3CN: Timer 3 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF3H	TF3L	TF3LEN	T3SOF	T3SPLIT	TR3	-	T3XCLK	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x91
Bit7:	TF3H: Time	r 3 High Byt	e Overflow	Flag				
51(7).	Set by hard				verflows fro	m 0xFF to	0x00. In 16	bit mode.
	this will occu							
	enabled, set	tting this bit	causes the	CPU to vec	tor to the T	ïmer 3 inte	rrupt service	e routine.
	TF3H is not		•	•	and must I	be cleared	by software	
Bit6:	TF3L: Timer			•	auflassea franc			this hit is
	Set by hard set, an interr							
	will set wher							
	ically cleared	•		e regui alece				
Bit5:	TF3LEN: Tir	ner 3 Low B	Syte Interru	pt Enable.				
	This bit enal							
	rupts are en						of Timer 3 ov	/erflows.
	This bit shou 0: Timer 3 Lo			•	er 3 in 16-d	it mode.		
	1: Timer 3 L	•	•					
Bit4:	T3SOF: Tim	•	•		е			
	0: SOF Capt							
	1: SOF Capt							
	isters (TMR3		,			-	ers (TMR3F	RLH and
Bit3:	TMR3RLH),			-	ed (if enable	ed).		
511.3.	T3SPLIT: Tir When this bi				hit timers v	with auto-re	load	
	0: Timer 3 o		•				1044.	
	1: Timer 3 o	•						
Bit2:	TR3: Timer	3 Run Contr	ol.					
	This bit enal				e, this bit er	nables/disa	bles TMR3	H only;
	TMR3L is al	•	ed in this m	node.				
	0: Timer 3 di 1: Timer 3 e							
Bit1:	UNUSED. R		Vrite = don'	't care				
BitO:	T3XCLK: Tir							
	This bit sele	cts the exter	rnal clock s	source for Tir	mer 3. If Tir	mer 3 is in a	8-bit mode,	this bit
	selects the e							
	Select bits (be used to	select betw	veen the
	external cloc 0: Timer 3 e		•			ided hv 12		
	1: Timer 3 e			•				e external
	oscillator so							




SFR Definition 19.14. TMR3RLL: Timer 3 Reload Register Low Byte														
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x92						
٦	0x92 Bits 7–0: TMR3RLL: Timer 3 Reload Register Low Byte. TMR3RLL holds the low byte of the reload value for Timer 3 when operating in auto-reload mode, or the captured value of the TMR3L register when operating in capture mode.													


SFR Definition 19.15. TMR3RLH: Timer 3 Reload Register High Byte



SFR Definition 19.16. TMR3L: Timer 3 Low Byte




SFR Definition 19.17. TMR3H Timer 3 High Byte





20. Programmable Counter Array (PCA0)

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and five 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "14.1. Priority Cross-bar Decoder" on page 128 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "20.2. Capture/Compare Modules" on page 229). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 20.1.






Figure 20.1. PCA Block Diagram



20.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 20.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0CN is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS1	CPS0	Timebase
0	0	System clock divided by 12
0	1	System clock divided by 4
1	0	Timer 0 overflow
1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
0	0	System clock
0	1	External oscillator source divided by 8*
1	х	Reserved
	0 0 1 1 0	0 0 0 1 1 0 1 1 0 0 0 1

Table 20.1. PCA Timebase Input Options
--




Figure 20.2. PCA Counter/Timer Block Diagram



20.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 20.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See Figure 20.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
Х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High Speed Output
Х	1	0	0	Х	1	1	Х	Frequency Output
0	1	0	0	Х	0	1	Х	8-Bit Pulse Width Modulator
1	1	0	0	Х	0	1	Х	16-Bit Pulse Width Modulator
Note: X =	= Don't Ca	re	•				•	

Table 20.2. PCA0CPM Register Settings for PCA Capture/Compare Modules







Figure 20.3. PCA Interrupt Block Diagram

20.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/ timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.



C8051F320/1



Note: The CEXn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hardware.



20.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 20.5. PCA Software Timer Mode Diagram



20.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 20.6. PCA High Speed Output Mode Diagram



C8051F320/1

20.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 20.1.

Equation 20.1. Square Wave Frequency Output

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.




Figure 20.7. PCA Frequency Output Mode



20.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 20.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 20.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

Equation 20.2. 8-Bit PWM Duty Cycle

 $DutyCycle = \frac{(256 - PCA0CPHn)}{256}$

Using Equation 20.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 20.8. PCA 8-Bit PWM Mode Diagram



20.2.6. 16-Bit Pulse Width Modulator Mode


A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 20.3.


Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

Equation 20.3. 16-Bit PWM Duty Cycle

 $DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$

Using Equation 20.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.





20.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 4. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH4) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE and/or WDLCK bits set to '1' in the PCA0MD register, Module 4 operates as a watchdog timer (WDT). The Module 4 high byte is compared to the PCA counter high byte; the Module 4 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.



20.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 4 is forced into Watchdog Timer mode.
- Writes to the Module 4 mode register (PCA0CPM4) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH4 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH4. Upon a PCA0CPH4 write, PCA0H plus the offset held in PCA0CPL4 is loaded into PCA0CPH4 (See Figure 20.10).




Figure 20.10. PCA Module 4 with Watchdog Timer Enabled



C8051F320/1

Note that the 8-bit offset held in PCA0CPH4 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 20.4, where PCA0L is the value of the PCA0L register at the time of the update.

Equation 20.4. Watchdog Timer Offset in PCA Clocks

 $Offset = (256 \times PCA0CPL4) + (256 - PCA0L)$

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH4 and PCA0H. Software may force a WDT reset by writing a '1' to the CCF4 flag (PCA0CN.4) while the WDT is enabled.

20.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- 1. Disable the WDT by writing a '0' to the WDTE bit.
- 2. Select the desired PCA clock source (with the CPS2-CPS0 bits).
- 3. Load PCA0CPL4 with the desired WDT update offset value.
- 4. Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- 5. Enable the WDT by setting the WDTE bit to '1'.
- 6. (optional) Lock the WDT (prevent WDT disable until the next system reset) by setting the WDLCK bit to '1'.
- 7. Write a value to PCA0CPH4 to reload the WDT.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL4 defaults to 0x00. Using Equation 20.4, this results in a WDT timeout interval of 256 PCA clock cycles (3072 system clock cycles). Table 20.3 lists some example timeout intervals for typical system clocks.



System Clock (Hz)	PCA0CPL4	Timeout Interval (ms)
24,000,000	255	32.8
24,000,000	128	16.5
24,000,000	32	4.2
12,000,000	255	65.5
12,000,000	128	33.0
12,000,000	32	8.4
4,000,000	255	196.6
4,000,000	128	99.1
4,000,000	32	25.3
1,500,000 ²	255	524.3
1,500,000 ²	128	264.2
1,500,000 ²	32	67.6
32,768	255	24,000
32,768	128	12,093.75
32,768	32	3,093.75

Table 20.3. Watchdog Timer Timeout Intervals¹

2. Internal oscillator reset frequency.

20.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.



SFR Definition 20.1. PCA0CN: PCA Cor	trol
--------------------------------------	------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
	(bit addressable) 0xD8											
Bit7:	CF: PCA Counter/Timer Overflow Flag.											
	Set by hardware when the PCA Counter/Timer overflows from 0xFFFF to 0x0000. When the											
	Counter/Tim											
	to the PCA in	•		e. This bit is	not automa	atically clear	red by hard	ware and				
DHC.	must be clea			l								
Bit6:	CR: PCA Co This bit enab			-	or							
	0: PCA Cour			Counter/ Ini	101.							
	1: PCA Cour											
Bit5:	UNUSED. R			t care.								
Bit4:	CCF4: PCA											
	This bit is se	et by hardwa	are when a	match or ca	pture occui	rs. When th	e CCF4 inte	errupt is				
	enabled, set	•						outine. This				
Dire	bit is not aut				d must be o	cleared by s	software.					
Bit3:	CCF3: PCA		•									
	This bit is se enabled, set				•							
	bit is not aut	•						Juline. This				
Bit2:	CCF2: PCA						bontware.					
	This bit is se		•		pture occui	rs. When th	e CCF2 inte	errupt is				
	enabled, set											
	bit is not aut				d must be o	cleared by s	software.					
Bit1:	CCF1: PCA		•									
	This bit is se				•							
	enabled, set	•						outine. This				
Bit0:	bit is not aut CCF0: PCA				u must de (cleared by s	sonware.					
Ditt.	This bit is se		•		nture occu	rs. When th	e CCF0 int	errupt is				
	enabled, set				•							
	bit is not aut	-				•						
		-	•									



SFR Definition 20.2. PCA0MD: PCA Mode

R/W	R/W	R/W	R/\	V R/W	R/W	R/W	R/W	Reset Value			
CIDL	WDTE	WDLC	CK -	CPS2	CPS1	CPS0	ECF	0100000			
Bit7	Bit6	Bit5	Bit	4 Bit3	Bit2	Bit1	Bit0	SFR Address 0xD9			
Bit7:		PCA beha	vior when	Control. CPU is in Idle N ormally while th		ontroller is ir	n Idle Moo	le.			
	1: PCA operation is suspended while the system controller is in Idle Mode.										
Bit6:	WDTE: W										
	If this bit is	s set, PCA	Module 4	is used as the	watchdog ti	mer.					
	0: Watchd	og Timer o	disabled.								
	1: PCA Mo	odule 4 en	abled as \	Vatchdog Timer							
Bit5:	WDLCK: \										
				Watchdog Time		DLCK is set	to '1', the	Watchdog			
				il the next syste	m reset.						
	0: Watchd										
	1: Watchd										
Bit4:				don't care.							
Bits3–1:				mer Pulse Sele							
	These bits	select the	e timebase	source for the	PCA counte	er.					
	CPS2	CPS1	CPS0		Ti	mebase					
	0	0	0	System clock d	ivided by 12	2					
	0	0	1	System clock d	ivided by 4						
	0	1	0	Timer 0 overflor	W						
	0	1	1	High-to-low tran divided by 4)	nsitions on I	ECI (max ra	te = syste	m clock			
	1	0	0	System clock							
	1	0	1	External clock of	divided by 8	*					
	1	1	0	Reserved							
	1	1	1	Reserved							
	*Note: Ex	ternal oscil	ator source	divided by 8 is s	vnchronized	with the syste	m clock.				
	L	-				,					
Bit0:	ECF: PCA Counter/Timer Overflow Interrupt Enable. This bit sets the masking of the PCA Counter/Timer Overflow (CF) interrupt. 0: Disable the CF interrupt. 1: Enable a PCA Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set.										
Note: Wr	0: Disable 1: Enable	the CF in a PCA Co DTE bit is	terrupt. ounter/Tim set to '1',		rrupt reques egister car	st when CF	(PCA0CN dified. To	change			




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
PWM16		CAPPn	CAPNn	MATn	TOGn	PWMn	EECFn	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
						0xDA, 0	xDB, 0xDC, 0x						
PCA0CP	PCA0CPMn Address: $PCA0CPM0 = 0xDA (n = 0), PCA0CPM1 = 0xDB (n = 1),$												
	PCA0CPM2 = 0xDC (n = 2), PCA0CPM3 = 0xDD (n = 3), PCA0CPM4 = 0xDE (n = 4)												
		PCA0C	PM4 = 0xD	0E (n = 4)									
D::-7				. –									
Bit7:	PWM16n: 16					ada ia anahi		1)					
	This bit selec 0: 8-bit PWM		de when Pu	lise width w	odulation m	ode is enabl		= 1).					
	1: 16-bit PW												
Bit6:	ECOMn: Con		nction Enab	le.									
	This bit enab				for PCA mo	odule n.							
	0: Disabled.												
	1: Enabled.												
Bit5:	CAPPn: Cap				<pre>/</pre>								
	This bit enab	les/disables	the positive	edge captu	re for PCA n	nodule n.							
	0: Disabled. 1: Enabled.												
Bit4:	CAPNn: Cap	ture Negativ	e Function	Enable									
DRII	This bit enab	-			ure for PCA	module n.							
	0: Disabled.		- -										
	1: Enabled.												
Bit3:	MATn: Match												
	This bit enab												
	PCA counter		ule's capture	e/compare re	egister cause	e the CCFn	bit in PCA0	MD register					
	to be set to lo 0: Disabled.	gic I.											
	1: Enabled.												
Bit2:	TOGn: Toggl	e Function E	nable.										
	This bit enab			unction for F	CA module	n. When en	abled, mate	ches of the					
	PCA counter												
	toggle. If the	PWMn bit is	also set to	logic 1, the	module oper	ates in Frec	luency Outp	out Mode.					
	0: Disabled.												
Bit1:	1: Enabled. PWMn: Pulse	Width Mod	lulation Mod	la Enabla									
DILT.	This bit enab				CA module i	n When en:	abled a pul	se width					
	modulated si												
	mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operat quency Output Mode.												
	0: Disabled.												
Dite	1: Enabled.	1											
Bit0:	ECCFn: Capt This bit sets t					in) interrunt							
	0: Disable CC	•	•	ure/Compar	e Flay (UUF	n) interrupt.							
	1: Enable a C			nterrupt real	est when C	CFn is set.							
		1		· · · · · · · · · · · · · · · · · · ·									




SFR Definition 20.4. PCA0L: PCA Counter/Timer Low Byte

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
									00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
									0xF9
E		PCA0L: PCA The PCA0L r				of the 16-bit	PCA Count	ter/Timer.	

SFR Definition 20.5. PCA0H: PCA Counter/Timer High Byte



SFR Definition 20.6. PCA0CPLn: PCA Capture Module Low Byte





SFR Definition 20.7. PCA0CPHn: PCA Capture Module High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
						0xFC,	0xEA, 0xEC,0	xEE, 0xFE				
РСА0СРН	PCA0CPHn Address: PCA0CPH0 = 0xFC (n = 0), PCA0CPH1 = 0xEA (n = 1), PCA0CPH2 = 0xEC (n = 2), PCA0CPH3 = 0xEE (n = 3), PCA0CPH4 = 0xFE (n = 4)											
	PCA0CPHn: The PCA0CF				/ISB) of the	16-bit capt	ure modul	e n.				




21. C2 Interface

C8051F320/1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow Flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.


21.1. C2 Interface Registers

The following describes the C2 registers necessary to perform Flash programming through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.




C2 Register Definition 21.1. C2ADD: C2 Address


C2 Register Definition 21.2. C2 Device ID






C8051F320/1






C2 Register Definition 21.4. FPCTL: C2 Flash Programming Control



C2 Register Definition 21.5. FPDAT: C2 Flash Programming Data





21.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (/RST) and C2D (P3.0) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 21.1.




Figure 21.1. Typical C2 Pin Sharing

The configuration in Figure 21.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The /RST pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



DOCUMENT CHANGE LIST

Revision 1.1 to Revision 1.2

- Updated document with RoHS compliant information.
- Updated Table 3.1, "Global Electrical Characteristics," on page 28.
- Updated package drawings in Section "4. Pinout and Package Definitions" on page 30.
- Updated Figure "5.4 10-Bit ADC Track and Conversion Example Timing" on page 44. ADC takes 14 SAR clocks to convert a sample.
- Added Max and Min values for Offset and Full Scale Error in Table 5.1, "ADC0 Electrical Characteristics," on page 54.
- Updated Bias Generator specifications in Table 6.1, "Voltage Reference Electrical Characteristics," on page 56.
- Added Max values for Comparator supply current in Table 7.1, "Comparator Electrical Characteristics," on page 66.
- Updated Section "8. Voltage Regulator (REG0)" with decoupling and bypass capacitor requirements.
- Updated Table 8.1, "Voltage Regulator Electrical Specifications," on page 68.
- Updated how to clear the EA bit in Section "9.3. Interrupt Handler".
- Added Table 11.2, "Flash Security Summary," on page 109.
- Added Section "11.4. Flash Write and Erase Guidelines" on page 110.
- Updated Internal Oscillator Suspend Mode behavior in Section "13.1.2. Internal Oscillator Suspend Mode".
- Updated OSCICN reset value in SFR Definition 13.1. "OSCICN: Internal Oscillator Control" on page 118.
- Corrected maximum SMBus transfer speed in Section "16. SMBus".
- Updated Table 16.4, "SMBus Status Decoding," on page 184.
 - Slave Transmitter (0101 0XX)
 - Slave Receiver (0001 00X)
- Replaced Tables 17.1 though 17.6 with a single table (Table 17.1, "Timer Settings for Standard Baud Rates Using The Internal Oscillator," on page 194).
- Updated WCOL bit description in SFR Definition 18.2. "SPI0CN: SPI0 Control" on page 204.
- Updated references to IT01CF in SFR Definition 19.1. TCON: Timer Control and SFR Definition 19.2. TMOD: Timer Mode.
- Added Step 7 to Watchdog Timer Usage in Section "20.3.2. Watchdog Timer Usage".
- Changed sample system clock frequencies in Table 20.3, "Watchdog Timer Timeout Intervals¹," on page 239.
- Removed references to boundary scan in Section "21. C2 Interface".
- Various formatting fixes.

Revision 1.2 to Revision 1.3

- Removed references to "Boundary Scan" in the C2 chapter.
- Updated package drawings to reflect JEDEC-standard nomenclature and supplier variations.
- Relaxed maximum VBUS Detection Input Threshold specification in Table 5.1 from 4.0 to 2.9 V.

Revision 1.3 to Revision 1.4


- Updated Table 8.1 on page 68.
- Updated Table 15.2 on page 144.
- Removed USB Register Definition INMAX.
- Removed USB Register Definition OUTMAX.



C8051F320/1

NOTES:





Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com