


Ordering Information

Part Number	Ambient Temperature Range	Package	Environmental
AOZ8304ADI	-40 °C to +85 °C	2.6 mm x 2.6 mm DFN-10	Green Product



AOS Green Products (with "L" suffix) use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/web/quality/rohs_compliant.jsp for additional information.

Pin Configuration



Pin Number	Description
1, 3, 7, 9	Input/Output lines
2, 4, 6, 8, 10	No connection
5	VP
Center Tab	Ground

Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VP – GND	3.3 V
Peak Pulse Current (I _{PP}), $t_P = 8/20 \ \mu s$	25 A
Peak Power Dissipation (8 x 20 µs@ 25 °C)	400 W
Storage Temperature (T _S)	-65 °C to +150 °C
ESD Rating per IEC61000-4-2, Contact ⁽¹⁾	±30 kV
ESD Rating per IEC61000-4-2, Air ⁽¹⁾	±30 kV
ESD Rating per Human Body Model ⁽²⁾	±30 kV

Notes:

1. IEC 61000-4-2 discharge with C_{Discharge} = 150 pF, R_Discharge = 330 $\Omega.$

2. Human Body Discharge per MIL-STD-883, Method 3015 C_{Discharge} = 100 pF, R_{Discharge} = 1.5 k Ω .

Maximum Operating Ratings

Parameter	Rating
Junction Temperature (T _J)	-40 °C to +85 °C



Electrical Characteristics

 $T_A = 25^{\circ}C$ unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40 °C to +85 °C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{RWM}	Reverse Working Voltage	Between pin 5 and GND ⁽⁴⁾			3.3	V
I _R	Reverse Leakage Current	V_{RWM} = 3.3 V, between pins 5 and GND			5	μA
V _{BR}	Reverse Breakdown Voltage	V _{BR} = 1 mA	3.5		5.6	V
V _{CL}	Channel Clamp Voltage Positive Transients Negative Transient	$I_{PP} = 5 \text{ A, tp} = 100 \text{ ns, any I/O pin to}$ Ground ⁽³⁾⁽⁶⁾⁽⁸⁾			7.00 -3.00	V V
	Channel Clamp Voltage Positive Transients Negative Transient	$I_{PP} = 10 \text{ A}$, tp = 100 ns, any I/O pin to Ground ⁽³⁾⁽⁶⁾⁽⁸⁾			8.00 -4.00	V V
	Channel Clamp Voltage Positive Transients Negative Transient	$I_{PP} = 25 \text{ A, tp} = 100 \text{ ns, any I/O pin to}$ Ground ⁽³⁾⁽⁶⁾⁽⁸⁾			10.00 -5.00	V V
Cj	Junction Capacitance	$V_R = 0 V$, f = 1 MHz, any I/O pin to Ground ⁽³⁾⁽⁷⁾ $V_R = 0 V$, f = 1 MHz, between I/O pins ⁽³⁾⁽⁷⁾		1.25	5	pF pF
		$V_R = 0 V$, f = 1 MHz, any I/O pin to Ground ⁽³⁾⁽⁶⁾ $V_R = 0 V$, f = 1 MHz, between I/O pins ⁽³⁾⁽⁶⁾		5 2.5	6	pF pF

Notes:

3. These specifications are guaranteed by design.

4. The working peak reverse voltage, V_{RWM}, should be equal to or greater than the DC or continuous peak operating voltage level.

5. V_{BR} is measured at the pulse test current I_{T}

6. Measurements performed with no external capacitor on VP (pin 5 floating).


7. Measurements performed with VP biased to 3.3 Volts.


8. Measurements performed using a 100 ns Transmission Line Pulse (TLP) system.




AOZ8304A

Typical Performance Characteristics





I/O – Gnd Insertion Loss (S21) vs. Frequency



Analog Crosstalk (I/O–I/O) vs. Frequency



Application Information

The AOZ8304A TVS is design to protect four data lines from fast damaging transient over-voltage by clamping the over-voltage to a reference. When the transient on a protected data line exceeds the reference voltage, the steering diode is forward bias and conducts harmful ESD transients away from the sensitive circuitry under protection.


PCB Layout Guidelines

Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The AOZ8304A devices should be located as close as possible to the noise source. The placement of the AOZ8304A devices should be used on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the AOZ8304A devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse can be coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8304A device. Long signal traces will act as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced.

Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground can cause ground bounce. The clamping performance of TVS diodes on a single ground PCB can be improved by minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping voltage. The inductance of the PCB can be reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design. The AOZ8304A low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry.


Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:


- 1. Place the TVS near the I/O terminals or connectors to restrict transient coupling.
- 2. Fill unused portions of the PCB with ground plane.
- 3. Minimize the path length between the TVS and the protected line.
- 4. Minimize all conductive loops including power and ground loops.
- 5. The ESD transient return path to ground should be kept as short as possible.
- 6. Never run critical signals near board edges.
- 7. Use ground planes whenever possible.
- 8. Avoid running critical signal traces (clocks, resets, etc.) near PCB edges.
- 9. Separate chassis ground traces from components and signal traces by at least 4 mm.
- 10. Keep the chassis ground trace length-to-width ratio < 5:1 to minimize inductance.
- 11. Protect all external connections with TVS diodes.




www.aosmd.com


Package Dimensions, DFN 2.6 x 2.6, 10L







RECOMMENDED LAND PATTERN



Note:

1. Controlling dimension is millimeter. Coverted inch dimensions are not necessarily exact

Symbols Min. Nom. Max. 0.55 А 0.50 0.60 A1 0.00 0.05 0.20 0.25 0.30 b с 0.152 REF D 2.55 2.60 2.65 D1 2.10 2.15 2.20 Е 2.55 2.60 2.65 E1 1.21 1.26 1.31 е 0.50 BSC

0.30

0.32 REF

0.35

0.40


Κ

Dimensions in millimeters


Dimensions in inches

Symbols	Min.	Nom.	Max.			
А	0.020	0.022	0.024			
A1	0.000	—	0.002			
b	0.008	0.010	0.012			
с	0	0.006 REF.				
D	0.100	0.102	0.104			
D1	0.083	0.085	0.087			
Е	0.100	0.102	0.104			
E1	0.048	0.050	0.052			
е	0.050 BSC					
К	0	С				
L	0.012	0.014	0.016			


Tape and Reel Dimensions, DFN 2.6 x 2.6, 10L



Package	Т	B0	A0	K0	D0	D1	Е	E1	E2	P0	P1	P2
DFN	0.30	2.80	2.80	1.10	ø1.50	ø1.50		1.75	5.50	4.00	4.00	2.00
2.6x2.6	±0.05	±0.10	±0.10	±0.10	+0.1/-0.0	Min.	±0.3	±0.10	±0.05	±0.10	±0.10	±0.05




Tape Size	Reel Size	м	N	w	W1	Н	К	S
12mm	ø180	ø179	60	13	17.0	ø13.0	10.5	2.0
		±1.0	±0.5	±0.5		±0.2	±0.25	±0.2





Part Marking



This datasheet contains preliminary data; supplementary data may be published at a later date. Alpha & Omega Semiconductor reserves the right to make changes at any time without notice.

LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.aosmd.com