# TABLE OF CONTENTS

Features 1
Applications1
General Description1
Functional Block Diagrams1
Revision History
Specifications
Electrical Characteristics—5 V Operation
Electrical Characteristics—3 V Operation
Electrical Characteristics—Mixed 5 V/3 V Operation
Electrical Characteristics—Mixed 3 V/5 V Operation
Package Characteristics7
Regulatory Information7
Insulation and Safety-Related Specifications7
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation
Characteristics
REVISION HISTORY

8
7

11/2012—Revision 0: Initial Version

Recommended Operating Conditions	8
Absolute Maximum Ratings	9
ESD Caution	9
Pin Configurations and Function Descriptions	10
Typical Performance Characteristics	13
Applications Information	14
PC Board Layout	14
Propagation Delay-Related Parameters	14
DC Correctness and Magnetic Field Immunity	14
Power Consumption	15
Insulation Lifetime	16
Outline Dimensions	17
Ordering Guide	17

## **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range: 4.5 V  $\leq$  V<sub>DD1</sub>  $\leq$  5.5 V, 4.5 V  $\leq$  V<sub>DD2</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

#### Table 1.

			A Grade	e		B Grad	e	C Grade				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	tphl, tplh			50			39	13	20	24	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2	ns	t <sub>PLH</sub> - t <sub>PHL</sub>
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			12			9	ns	Between any two units
Channel Matching												at same operating conditions
Codirectional	<b>t</b> <sub>PSKCD</sub>			5			3			2	ns	
Opposing Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

#### Table 2.

		1 Mbps—A, B, C Grades		25 Mb	ps—B, C	Grades	100	Mbps—C	Grade			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT												No load
ADuM2280/ADuM2285	I <sub>DD1</sub>		1.3	1.6		6.2	7.0		20	25	mA	
	I <sub>DD2</sub>		2.7	4.5		4.8	7.0		9.5	15	mA	
ADuM2281/ADuM2286	I <sub>DD1</sub>		2.3	2.6		5.8	6.5		16	19	mA	
	I <sub>DD2</sub>		2.3	2.9		5.8	6.5		16.5	19	mA	

### Table 3. For All Models

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	VIH	0.7 V <sub>DDx</sub>			V	
Logic Low Input Threshold	VIL			0.3 V <sub>DDx</sub>	V	
Logic High Output Voltages	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	5.0		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		V <sub>DDx</sub> - 0.4	4.8		V	$I_{Ox} = -4 \text{ mA}$ , $V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Input Current per Channel	h	-10	+0.01	+10	μA	$0 \; V \leq V_{lx} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.54	0.8	mA	
Quiescent Output Supply Current	IDDO(Q)		1.6	2.0	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.09		mA/Mbps	
Dynamic Output Supply Current	I <sub>DDO(D)</sub>		0.04		mA/Mbps	
Undervoltage Lockout						
Positive V <sub>DDx</sub> Threshold	V <sub>DDxUV+</sub>		2.6		V	
Negative VDDx Threshold	V <sub>DDxUV-</sub>		2.4		V	
V <sub>DDx</sub> Hysteresis	V <sub>DDxUVH</sub>		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	$V_{Ix} = V_{DDx}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Refresh Period	tr		1.6		μs	

<sup>1</sup> [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DDx</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## **ELECTRICAL CHARACTERISTICS—3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 3.0$  V. Minimum/maximum specifications apply over the entire recommended operation range: 2.7 V  $\leq V_{DD1} \leq 3.6$  V, 2.7 V  $\leq V_{DD2} \leq 3.6$  V,  $-40^{\circ}$ C  $\leq T_A \leq 125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

#### Table 4.

			A Grade	2		B Grad	e		C Grade			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	tphl, tplh			50			39	20	28	35	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	tPLH - tPHL
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	<b>t</b> PSKCD			5			3			2.5	ns	
Opposing-Direction	<b>t</b> pskod			10			6			5	ns	
Jitter			2			2			1		ns	

#### Table 5.

		1 Mbps—A, B, C Grades			25 M	bps—B, G	Grades	100	Mbps—C	Grade		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT												No load
ADuM2280/ADuM2285	I <sub>DD1</sub>		0.75	1.4		5.1	9.0		17	23	mA	
	I <sub>DD2</sub>		2.0	3.5		2.7	4.6		4.8	9	mA	
ADuM2281/ADuM2286	I <sub>DD1</sub>		1.6	2.1		3.8	5.0		11	15	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

#### Table 6. For All Models

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	VIH	0.7 V <sub>DDx</sub>			V	
Logic Low Input Threshold	VIL			0.3 V <sub>DDx</sub>	V	
Logic High Output Voltages	Voh	V <sub>DDx</sub> - 0.1	3.0		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		$V_{DDx} - 0.4$	2.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Vol		0.0	0.1	V	$I_{\text{Ox}} = 20 \; \mu\text{A},  V_{\text{Ix}} = V_{\text{IxL}}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Input Current per Channel	h	-10	+0.01	+10	μΑ	$0 \; V \leq V_{lx} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.4	0.6	mA	
Quiescent Output Supply Current	IDDO(Q)		1.2	1.7	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.08		mA/Mbps	
Dynamic Output Supply Current	IDDO(D)		0.015		mA/Mbps	
Undervoltage Lockout						
Positive V <sub>DDx</sub> Threshold	V <sub>DDxUV+</sub>		2.6		V	
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV</sub> -		2.4		V	
V <sub>DDx</sub> Hysteresis	V <sub>DDxUVH</sub>		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		3		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	$V_{lx} = V_{DDx}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Refresh Period	tr		1.6		μs	-

 $^{1}$  [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>o</sub> > 0.8 V<sub>DDx</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OPERATION

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = 5$  V,  $V_{DD2} = 3.0$  V. Minimum/maximum specifications apply over the entire recommended operation range: 4.5 V  $\leq V_{DD1} \leq 5.5$  V, 2.7 V  $\leq V_{DD2} \leq 3.6$  V; and  $-40^{\circ}$ C  $\leq T_A \leq 125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

#### Table 7.

			A Grade	2		B Grad	e		C Grade			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	tphl, tplh			50			39	13	20	26	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2	ns	tplh — tphl
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>РSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												. 5
Codirectional	<b>t</b> PSKCD			5			3			2	ns	
Opposing-Direction	<b>t</b> pskod			10			6			5	ns	
Jitter			2			2			1		ns	

#### Table 8.

		1 Mbps—A, B, C Grades			25 M	bps—B, O	Grades	100 N	/lbps—C	Grades		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT												No load
ADuM2280/ADuM2285	I <sub>DD1</sub>		1.3	1.6		6.2	7.0		20	25	mA	
	I <sub>DD2</sub>		2.0	3.5		2.7	4.6		4.8	9.0	mA	
ADuM2281/ADuM2286	I <sub>DD1</sub>		2.3	2.6		5.8	6.5		16	19	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

#### Table 9. For All Models

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	VIH	0.7 V <sub>DDx</sub>			V	
Logic Low Input Threshold	VIL			0.3 V <sub>DDx</sub>	V	
Logic High Output Voltages	<b>V</b> OH	V <sub>DDx</sub> - 0.1	V <sub>DDx</sub>		V	$I_{\text{Ox}} = -20 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxH}}$
		$V_{DDx} - 0.4$	$V_{\text{DDx}} - 0.2$		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Vol		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Input Current per Channel	h	-10	+0.01	+10	μΑ	$0~V \leq V_{lx} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.54	0.75	mA	
Quiescent Output Supply Current	IDDO(Q)		1.2	2.0	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.09		mA/Mbps	
Dynamic Output Supply Current	IDDO(D)		0.02		mA/Mbps	
Undervoltage Lockout						
Positive V <sub>DDx</sub> Threshold	V <sub>DDxUV+</sub>		2.6		V	
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV-</sub>		2.4		V	
V <sub>DDx</sub> Hysteresis	VDDxUVH		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	$V_{lx} = V_{DDx}$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Period	tr		1.6		μs	

 $^{1}$  [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DDx</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### **ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = 3.0$  V,  $V_{DD2} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range: 2.7 V  $\leq V_{DD1} \leq 3.6$  V, 4.5 V  $\leq V_{DD2} \leq 5.5$  V; and  $-40^{\circ}$ C  $\leq T_A \leq 125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

#### Table 10.

			A Grade	2		B Grad	e	C Grade				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	tphl, tplh			50			39	16	24	30	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	tplh — tphl
Change vs. Temperature			7			3			1.5		ps/ºC	
Propagation Delay Skew	tрsк			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												. 5
Codirectional	<b>t</b> <sub>PSKCD</sub>			5			3			2.5	ns	
Opposing-Direction	<b>t</b> <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

#### Table 11.

		1 Mbps—A, B, C Grades			25 Mbps—B, C Grades			100 Mbps—C Grade				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT												No load
ADuM2280/ADuM2285	I <sub>DD1</sub>		0.75	1.4		5.1	9.0		17	23	mA	
	I <sub>DD2</sub>		2.7	4.5		4.8	7.0		9.5	15	mA	
ADuM2281/ADuM2286	I <sub>DD1</sub>		1.6	2.1		3.8	5.0		11	15	mA	
	I <sub>DD2</sub>		1.7	2.3		5.8	6.5		16.5	19	mA	

#### Table 12. For All Models

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	VIH	0.7 V <sub>DDx</sub>			V	
Logic Low Input Threshold	VIL			0.3 V <sub>DDx</sub>	V	
Logic High Output Voltages	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	V <sub>DDx</sub>		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		$V_{DDx} - 0.4$	$V_{DDx} - 0.2$		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Vol		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Input Current per Channel	h	-10	+0.01	+10	μΑ	$0~V \leq V_{lx} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.4	0.75	mA	
Quiescent Output Supply Current	IDDO(Q)		1.6	2.0	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.08		mA/Mbps	
Dynamic Output Supply Current	IDDO(D)		0.03		mA/Mbps	
Undervoltage Lockout						
Positive V <sub>DDx</sub> Threshold	V <sub>DDxUV+</sub>		2.6		V	
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV</sub> -		2.4		V	
V <sub>DDx</sub> Hysteresis	VDDxUVH		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/µs	$V_{lx} = V_{DDx}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Period	tr		1.6		μs	

<sup>1</sup> |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DDx</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## PACKAGE CHARACTERISTICS

#### Table 13.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
RESISTANCE AND CAPACITANCE						
Resistance (Input-to-Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	
Capacitance (Input-to-Output) <sup>1</sup>	CI-O		2.2		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	Cı		4.0		рF	
IC Junction to Ambient Thermal Resistance	ΑLθ		45		°C/W	Thermocouple located at the center of the package underside; test conducted on a 4-layer board with thin traces

<sup>1</sup> This device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together and Pin 9 through Pin 16 are shorted together.

 $^{\rm 2}$  Input capacitance is from any input data pin to ground.

### **REGULATORY INFORMATION**

The ADuM228x will be approved by the organizations listed in Table 14. See Table 19 and the Absolute Maximum Ratings section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

#### Table 14.

UL (Pending)	CSA (Pending)	VDE (Pending)
Recognized under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 <sup>2</sup>
Single Protection 5000 V rms Isolation Voltage	Basic insulation per CSA 60950-1-07 and IEC 60950-1, 600 V rms (848 V peak) maximum working voltage	Reinforced insulation, 846 V peak
	Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage	
	Reinforced insulation per IEC 60601-1 250 V rms (353 V peak) maximum working voltage	
File E214100	File 205078	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each ADuM228x is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit = 10 μA). <sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM228x is proof tested by applying an insulation test voltage ≥1590 V peak for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

### INSULATION AND SAFETY-RELATED SPECIFICATIONS

#### Table 15.

Parameter	Symbol	Value	Unit	Test Conditions
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap	L(I01)	8.0 min	mm	Distance measured from input terminals to output terminals, shortest distance through air along the PCB mounting plane, as an aid to PC board layout
Minimum External Tracking (Creepage)	L(I02)	8.3 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	v	DIN IEC 112/VDE 0303 Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits. Note that the asterisk (\*) branded on packages denotes DIN V VDE V 0884-10 approval for 846  $V_{PEAK}$  working voltage.

### Table 16.

Description	Test Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage $\leq$ 300 V rms			l to ll	
For Rated Mains Voltage $\leq$ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	846	VPEAK
Input-to-Output Test Voltage, Method B1	$V_{\text{IORM}} \times 1.875 = V_{\text{pd(m)}}, 100\% \text{ production test, } t_{\text{ini}} = t_m = 1 \text{ sec, partial discharge } < 5 \text{ pC}$	V <sub>pd(m)</sub>	1590	Vpeak
Input-to-Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$ , $t_{ini}$ =60 sec, $t_m$ = 10 sec, partial discharge < 5 pC	V <sub>pd(m)</sub>	1269	V <sub>PEAK</sub>
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	V <sub>pd(m)</sub>	1015	Vpeak
Highest Allowable Overvoltage		VIOTM	6000	$V_{\text{PEAK}}$
Withstand Isolation Voltage	1 minute withstand rating	VISO	5000	V <sub>RMS</sub>
Surge Isolation Voltage	$V_{PEAK} = 10$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	VIOSM	6000	$V_{\text{PEAK}}$
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 3)			
Case Temperature		Ts	150	°C
Side 1 IDD1 Current		I <sub>S1</sub>	555	mA
Insulation Resistance at Ts	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω





### **RECOMMENDED OPERATING CONDITIONS**

#### Table 17.

Parameter	Symbol	Min	Max	Unit
Operating Temperature	TA	-40	+125	°C
Supply Voltages <sup>1</sup>	$V_{DD1}, V_{DD2}$	2.7	5.5	V
Input Signal Rise and Fall Times			1.0	ms

<sup>1</sup> See the DC Correctness and Magnetic Field Immunity section. All voltages are relative to their respective ground.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 18.

Parameter	Rating
Storage Temperature (T <sub>ST</sub> ) Range	–65°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> ) Range	–40°C to +125°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> )	–0.5 V to +7.0 V
Input Voltages (V <sub>IA</sub> , V <sub>IB</sub> )	-0.5 V to V <sub>DDI</sub> + 0.5 V
Output Voltages (V <sub>OA</sub> , V <sub>OB</sub> )	-0.5 V to V <sub>DD2</sub> + 0.5 V
Average Output Current per Pin <sup>1</sup>	
Side 1 (I <sub>01</sub> )	–10 mA to +10 mA
Side 2 (I <sub>02</sub> )	–10 mA to +10 mA
Common-Mode Transients <sup>2</sup>	–100 kV/µs to +100 kV/µs

<sup>1</sup> See Figure 3 for maximum rated current values for various temperatures.
 <sup>2</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

### Table 19. Maximum Continuous Working Voltage<sup>1</sup>

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 19. Maximum Continuous working voltage						
Parameter	Max	Unit	Constraint			
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime			
AC Voltage, Unipolar Waveform						
	1131	V peak	50-year minimum lifetime			
DC Voltage						
	1131	V peak	50-year minimum lifetime			

<sup>1</sup> Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



Figure 4. ADuM2280/ADuM2285 Pin Configuration

#### Table 20. ADuM2280/ADuM2285 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
2	NC	No internal connection.
3	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
4	VIA	Logic Input A.
5	V <sub>IB</sub>	Logic Input B.
6	NC	No internal connection.
7	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
8	NC	No internal connection.
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
10	NC	No internal connection.
11	NC	No internal connection.
12	Vob	Logic Output B.
13	Voa	Logic Output A.
14	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.
15	NC	No internal connection.
16	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.

For specific layout guidelines, refer to the AN-1109 Application Note, *Recommendations for Control of Radiated Emissions with i*Coupler *Devices*.



Figure 5. ADuM2281/ADuM2286 Pin Configuration

#### Table 21. ADuM2281/ADuM2286 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
2	NC	No internal connection.
3	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
4	Voa	Logic Output A.
5	VIB	Logic Input B.
6	NC	No internal connection.
7	GND1	Ground 1. Ground reference for Isolator Side 1.
8	NC	No internal connection.
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
10	NC	No internal connection.
11	NC	No internal connection.
12	V <sub>OB</sub>	Logic Output B.
13	VIA	Logic Input A.
14	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.
15	NC	No internal connection.
16	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.

For specific layout guidelines, refer to the AN-1109 Application Note, *Recommendations for Control of Radiated Emissions with i*Coupler *Devices*.

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	Voa Output	V <sub>OB</sub> Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	Н	L	
L	н	Powered	Powered	L	н	
Х	Х	Unpowered	Powered	Н	Н	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DDI</sub> power restoration.
Х	Х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 1.6 $\mu$ s of V_{DDO} power restoration.

### Table 22. ADuM2280 Truth Table (Positive Logic)

### Table 23. ADuM2281 Truth Table (Positive Logic)

VIA Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	Voa Output	V <sub>OB</sub> Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	Н	L	
L	н	Powered	Powered	L	н	
Х	Х	Unpowered	Powered	Indeterminate	н	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DDI</sub> power restoration.
Х	Х	Powered	Unpowered	н	Indeterminate	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DDO</sub> power restoration.

### Table 24. ADuM2285 Truth Table (Positive Logic)

VIA Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	Voa Output	Vob Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	Н	L	
L	н	Powered	Powered	L	н	
Х	X	Unpowered	Powered	L	L	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DDI</sub> power restoration.
Х	Х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 1.6 $\mu$ s of V_{DDO} power restoration.

#### Table 25. ADuM2286 Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	Н	L	
L	н	Powered	Powered	L	н	
Х	Х	Unpowered	Powered	Indeterminate	L	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DDI</sub> power restoration.
Х	Х	Powered	Unpowered	L	Indeterminate	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DDO</sub> power restoration.

## **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 6. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3 V Operation



Figure 7. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)



Figure 8. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)



Figure 9. Typical ADuM2280 or ADuM2285 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation



Figure 10. Typical ADuM2280 or ADuM2285 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation



Figure 11. Typical ADuM2281 or ADuM2286  $V_{DD1}$  or  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation

## APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM228x digital isolators requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 12). Bypass capacitors are most conveniently connected between Pin 1 and Pin 3 for  $V_{DD1}$  and between Pin 14 and Pin 16 for  $V_{DD2}$ . The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 3 and Pin 7 and between Pin 9 and Pin 14 should be considered unless the ground pair on each package side are connected close to the package.



Figure 12. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's absolute maximum ratings, thereby leading to latch-up or permanent damage.

The ADuM228x can readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment, with proper PCB design choices. Refer to the AN-1109 Application Note for PCB-related EMI mitigation techniques, including board layout and stack-up issues.

## **PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-tooutput propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition.



Figure 13. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM228x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM228x components operating under the same conditions.

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is, therefore, either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than ~1  $\mu$ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.

If the decoder receives no pulses for more than about 5  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit.

The limitation on the device's magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM2280 is examined in a 3 V operating condition because it represents the most susceptible mode of operation of this product.

The pulses at the transformer output have an amplitude greater than 1.5 V. The decoder has a sensing threshold of about 1.0 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum \pi r_n^2; n = 1, 2, ..., N$$

where:

β is the magnetic flux density.  $r_n$  is the radius of the  $n^{th}$  turn in the receiving coil. N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM2280 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 14.

## **Data Sheet**



Figure 14. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.08 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst-case polarity, during a transmitted pulse, it would reduce the received pulse from >1.0 V to 0.75 V. This is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM2280 transformers. Figure 15 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM2280 is very insensitive to external fields. Only extremely large, high frequency currents, very close to the component could potentially be a concern. For the 1 MHz example noted, one would have to place a 0.2 kA current 5 mm away from the ADuM2280 to affect component operation.



## ADuM2280/ADuM2281/ADuM2285/ADuM2286

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Take care to avoid PCB structures that form loops.

## **POWER CONSUMPTION**

The supply current at a given channel of the ADuM228x isolators is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$I_{DDI} = I_{DDI(Q)}$	$f \le 0.5 f_r$
------------------------	-----------------

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$
  $f > 0.5 f_r$ 

For each output channel, the supply current is given by

$I_{DDO} = I_{DDO(Q)}$		$f \le 0.5 f_r$
$I = (I + (0.5 \times 10^{-3}) \times C \times V)$	) $\sim (2f)$	$f$ $\downarrow$ $I$

$$f_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)}$$
  
$$f > 0.5 f_r$$

#### where:

*I*<sub>DDI(D)</sub>, *I*<sub>DDO(D)</sub> are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

 $f_r$  is the input stage refresh rate (Mbps) = 1/T<sub>r</sub> (µs).  $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{DD1}$  and  $V_{DD2}$  are calculated and totaled. Figure 6 and Figure 7 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 show the total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of data rate for the ADuM2280/ADuM2285 and ADuM2281/ADuM2286 channel configurations.

### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM228x.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 19 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM228x depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 16, Figure 17, and Figure 18 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher

working voltages while still achieving a 50-year service life. The working voltages listed in Table 19 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage case. Any crossinsulation voltage waveform that does not conform to Figure 17 or Figure 18 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 19.

Note that the voltage presented in Figure 17 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



		446-018
ov —	Figure 18. DC Waveform	 10

## **OUTLINE DIMENSIONS**



Figure 19. 16-Lead Standard Small Outline Package, with Increased Creepage [SOIC\_IC] Wide Body (RI-16-2) Dimension shown in millimeters

## **ORDERING GUIDE**

Model <sup>1, 2</sup>	No. of Inputs, V <sub>DD1</sub> Side	No. of Inputs, V <sub>DD2</sub> Side	Max Data Rate	Max Prop Delay, 5 V	Output Default State	Temperature Range	Package Description	Package Option
ADuM2280ARIZ	2	0	1 Mbps	50	High	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2280BRIZ	2	0	25 Mbps	35	High	–40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2280CRIZ	2	0	100 Mbps	24	High	–40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2281ARIZ	1	1	1 Mbps	50	High	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2281BRIZ	1	1	25 Mbps	35	High	–40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2281CRIZ	1	1	100 Mbps	24	High	–40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2285ARIZ	2	0	1 Mbps	50	Low	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2285BRIZ	2	0	25 Mbps	35	Low	–40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2285CRIZ	2	0	100 Mbps	24	Low	–40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2286ARIZ	1	1	1 Mbps	50	Low	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2286BRIZ	1	1	25 Mbps	35	Low	–40°C to +125°C	16-Lead SOIC_IC	RI-16-2
ADuM2286CRIZ	1	1	100 Mbps	24	Low	-40°C to +125°C	16-Lead SOIC_IC	RI-16-2

<sup>1</sup> Tape and reel is available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option.

 $^{2}$  Z = RoHS Compliant Part.

# NOTES

# NOTES

## NOTES

©2012–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10446-0-5/19(A)



www.analog.com