ADC-HX, ADC-HZ Series

12-Bit, 8 and 20µsec Analog-to-Digital Converters



JATN∃MI Amca Am2S-STINU **STIMITS** Am0S+ 1s V2.0± V2f+ Power Supply Voltages POWER REQUIREMENTS ABSOLUTE MAXIMUM RATINGS

ιον γιqque τ9νοΥ 32− 15 V3.0± V31−	STINU	STIMITS	Parameters
28+ 16 V2S.0± V8+	≥floV	81+	+15V Supply, Pin 28
	stloV	81–	↑5 ni9 , Play, Pin 31
PHYSICAL/ENVIRONI	stloV	L +	91 ni9 ly, Pin 16
Operating Temp. I	SHOV	3.3±	Ligital Inputs, Pins 14, 21
Storage Temperat	StI _O V	∓52	Analog Inputs, Pins 24, 25
Раскаде Туре	StI _O V	412	Buffer Input, Pin 30
tdpiəW	O _°	300	Lead Temperature (10 seconds)
Thermal Impedan			
ο, θ			

ADC-H712B	ADC-HX12B	STUGNI
ise noted)	±15V and +5V supplies unless otherwi	(Typical at +25°C and

andonem 02 still Butter	uuj
OK (∓10V)	10K
2k (0 to +10V, ±5V)	2K
bnt Impedance 2.5k (0 to +5V, ±2.5V)	duj
V0 L± ,V2± ,V3.S± ±2.5V, ±10V	iΒ
V01+ of 0, V2+ of 0 10 +10V	ıΠ
nalog Input Ranges	₃uĄ

inifiates next conversion. Loading: 2 TTL loads. Logic "1" to "0" transition resets converter and ation of 100ns min. Rise and fall times <30ns. +2V min. to +5.5V max. positive pulse with dur-125nA typical, 250nA max.

PERFORMANCE

	1 /0//0/000	
Buffer Settling Time (10V step)	%10.0± of su{\$	
sti8 8	10µs max.	14
⊕ stia 01	15µs max. 6	19
atia St	20ps max.	18
© amiT noisyevnoO		
No Missing Codes	Over opererating temperature rai	u
Diff. Nonlinearity Tempco	±2ppm/°C of FSR max. ②	
Offset, Bipolar	S.xsm RST to O°Mqq01± S.xsm RST io O°Mqq01± S.xsm RST io O°Mqq01± S.xsm RST io O°Mqq01 S.xsm RST io O°Mqqq01 S.xsm RST io O°Mqqqq S.xsm RST io O°Mqqqq S.xsm RST io O°Mqqq S.xsm RST io O°Mqq S.xsm RST i	
Zero, Unipolar	±5ppm/°C of FSR max. ②	
nisD	±20ppm/°C max.	
Temperature Coefficient		
Offset, Bipolar (before adj.)	© RSH 10 %2.0±	
Zero, Unipolar (before adj.)	© AS 4 10 % 1.0±	
Gain (before adjustment)	%Z.0±	
Accuracy Error ①		
Differential Monlinearity	±3/4LSB max.	
Nonlinearity	±1/2LSB max.	
Resolution	stid St	

Parallel Output Data	J blad stab to sanil lallared St	noista
	© STU9TUO	
Power Supply Rejection	±0.004%/% supply max.	
Suffer Settling Time (10V step)	%t0.0± of su¢	
⊕ sti8 8	10µs max.	
⊕ sti8 01	15µs max.	
sti8 St	20µs max.	
Conversion Time ®		
vo Missing Codes	Over opererating temperature	
UIT. NONIINEARITY IEMPCO	±2ppm/℃ of h5H max. ②	

7.17 0 (110.11)	
mmand.	
irallel Output Data	12 parallel lines of data held until next conversion

Serial Authorit Data	92M tuo sestua acisiseb evissessus S9M
Complementary two's complement	
Bipolar Coding	Complementary offset binary
Unipolar Coding	Complementary binary
$V4.S+ \leq ("1") TUOV$	
$V4.0+ \geq ("0") TUOV$	

Compl. binary or compl. offset binary coding. инг successive decision pulses out, MSB first.

"h" Digol si tuqtuO .langis autata noisrevnoO End of Conversion (Status)

"0" oigol bas donversion and logic "0"

Train of positive going +5V 100ns pulses. 600kHz when conversion complete.

for ADC-HX and 1.5MHz for Clock Output

Start Conversion

Input Bias Current of Buffer

Functional Specifications

2.5mA max. External Reference Current .xsm J°/mqq02± Reference Tempco Internal Reference ADC-HZ (pin 17 grounded).

0.5 ounces (14 grams) 32-pin ceramic TDIP ature Range 0°021+ of 20-0 to +70°C or -55 to +125°C Range, Case

30°C/W M/O₀9 aou

$AL\theta$

Footnotes:

Adjustable to zero.

FSR is full scale range and is 10V for 0 to +10V or ±5V inputs and 20V for

Without buffer amplifier used. ADC-HZ may require external adjustment

Short cycled operation.

All digital outputs can drive 2 TTL loads.

TECHNICAL NOTES

should be bypassed to ground with a 0.01 µF ceramic capacitor. These precautions will assure noise free with a 10µF electrolytic capacitor as shown in the connection diagrams. In addition, GAIN ADJUST (pin 27) capacitor in parallel with a 1µF electrolytic capacitor and the +5V power input pin be bypassed to ground It is recommended that the $\pm 15V$ power input pins both be bypassed to ground with a $0.01\mu F$ ceramic

run to pin 26 whereas digital ground and +5V ground should be run to pin 15. run underneath the case between the two commons. Analog ground and $\pm 15V$ power ground should be therefore must be connected as directly as possible externally. It is recommended that a ground plane be DIGITAL COMMON (pin 15) and ANALOG COMMON (pin 26) are not connected together internally, and

may not be necessary. verter to avoid noise pickup. In some cases, for example 8-bit short-cycled operation, external adjustment should be 100ppm/°C cermet types. The trimming pots should be located as close as possible to the conshown in the connection diagrams. The potentiometer values can be between 10k and 100k Ohms and External adjustment of zero or offset and gain are made by using trimming potentiometers connected as

arbitrarily speeded up to exceed the maximum conversion rate at a given resolution, as missing codes will connecting the CLOCK RATE adjust (pin 17) to +5V (10 bits) or +15V (8 bits). The clock rate should not be are given for short-cycled conversions of 8 or 10 bits. In these two cases, the clock rate is accelerated by For example, for an 8-bit conversion, pin 14 is connected to the bit 9 output. Maximum conversion times 12 bits. This is done by connecting SHORT CYCLE (pin 14) to the output bit following the last bit desired. Short-cycled operation results in shorter conversion times when the conversion is truncated to less than

so that –FS analog input gives an output code of 0000 0000 0000, and +FS – 1LSB gives 1111 1111. analog input to the converter (using an op amp connected for gain of -1). The converter is then calibrated which bipolar coding of offset binary or two's complement is required, this can be achieved by inverting the for bipolar operation it is complementary offset binary or complementary two's complement. In cases in Note that output coding is complementary coding. For unipolar operation it is complementary binary, and

M-bit conversion every M + 1 pulses, or the E.U.C. output may be used to gate a continuous pulse train for pulses for completion. A continuous pulse train may be used for consecutive conversions, resulting in an cycle requires a pulse train of N+1 clock pulses for completion, e.g., an 8-bit conversion requires 9 clock pulse width of the external clock should be between 100 and 300 nanoseconds. Each N-bit conversion internal clock as adjusted (see Short Cycle Operation tables) for the converter resolution selected. The applied to START CONVERT (pin 21). The rate of the external clock must be lower than the rate of the These converters can be operated with an external clock. To accomplish this, a negative pulse train is

the converter must be driven from a source with an extremely low output impedance. prevents the unused amplifier from introducing noise into the converter. For applications not using the buffer, pulse. If the buffer is not required, BUFFER INPUT (pin 30) should be tied to ANALOG COMMON (pin 26). This level change, such as a multiplexer channel change, and the negative-going edge of the START CONVERT When the input buffer amplifier is used, a delay equal to its settling time must be allowed between the input

e-mail: help@datel.com moo.latel.com • DATEL is a registered trademark of Murata Power Solutions • 11 Cabot Boulevard, Manafield, MA 02048-1151 USA • Tel: (508) 339-3000 1484

1485

ADC-HX, ADC-HZ Series

12-Bit, 8 and 20µsec Analog-to-Digital Converters



CODING TABLES

111111	11 1110	111111	11 1111	-2.5000	0000°9-	0000.01-
0111 1110	11 1110	0111 11	11111	-2.4988	9466. <i>t</i> -	1966.6-
1111 111	11 1010	1111 11	11 1011	0378.1-	-3.7500	0003.7-
1111111	11 1100	1111 11	11 1101	-1.2500	-2.5000	0000.8-
1111 1111	1111	1111 11	11 1110	0000.0	0000.0	0000.0
1111 111	11 1101	1111 11	11 1100	+ 1.2500	+2.5000	+2.0000
1111 1111						
0000 000	V1899.99 +4.99767 + 2.4987 0000 0000 0000 0000 1000 0000 0000		V1366.6+			
TSB	MSB	TSB	MSB	V3.S+	Λ9+	V01+
INPUT VOLTAGE RANGE COMP. OFFSET BINARY COMP. TWO'S COMPLEMENT						
BIPOLAR OPERATION						

иоітаяачо яалочіии				
ВУ СОРІИС	INPUT RANGE COMP. BINARY CODING			
TSB	MSB	V3+ OT 0	V01+ OT 0	
0000 0000 0000		√8869.4+	Λ9266.6+	
1111 1111 1000		44.3750	48.7500	
111111	11 1100	+3.7500	4 7.5000	
111111	11 1110	+2.5000	+5.0000	
111111	11 1101	+ 1.2500	+2.5000	
1111111	11 1011	+0.6250	1.2500	
0111 11	11 1111	4 0.0012	+0.0024	
1111111	11 1111	0000.0	0000.0	

91 0

SHORT CYCLE OPERATION

Refer to Technical Note 4 for methods of reducing the ADC-HX or ADC-HZ conversion times.

Connect These Pins Together 17 & 28 17816 178.15 srl† srl9 s48 ADC-HZ Conversion Time 10hs sq21 20hs ADC-HX Conversion Time 12 BITS STIB 8 10 BITS RESOLUTION 8, 10 & 12-BIT CONVERSION TIMES

14816

	MMECTION	PIN 14 CO	
OT 41 NIQ	RES. (BITS)	OT 41 NIG	RES. (BITS)
PIN 5	L	FF NIQ	ļ
⊅ NId	8	OF NIG	2
FIN 3	6	6 NId	3
PIN 2	10	8 NIA	7
ŀ NId	11	∠ NId	9
PIN 16	12	9 NId	9

22,0,	10010				
3	RATE VS. VOLTAGI	СГОСК			
				O SELE O ATAQ	
			CACI 2HO		
		₽ P	10		
Λ9I+ ◄	CLOCK	g	10		

CONNECTIONS

CLOCK RATE VS. VOLTAGE				
TAR)	71 NIA			
ADC-HZ	ADC-HX	YOLTAGE		
ZHM3.1	2HX009	Λ0		
zHM8.1	720kHZ	VZ+		
zHMS.S	880KHZ	415V		

ADC-HX, ADC-HZ Series

12-Bit, 8 and 20µsec Analog-to-Digital Converters






Figure 2. Unipolar Operation, 0 to +10V




Figure 3. Bipolar Operation, -5 to +5V

CONNECTIONS AND CALIBRATION

29 & 25	23 & 22	_	30	23 & 22	_	52	V01±
29 & 24	23 & 22	_	30	23 & 22	_	24	Λ9∓
29 & 24	23 & 22	22 & 25	30	23 & 22	22& 25	24	V3.S±
29 & 24	23 & 26	_	30	23 & 26	_	24	V01+ of 0
29 & 24	23 & 26	22 & 25	30	23 & 26	22 & 25	24	V2+ of 0
CONNECT THESE PINS TOGETHER		NIG TUGNI	CONNECT THESE PINS TOGETHER		NIG TUGNI	ADNAR SOATJOV TUGNI	
	MITH BUFFER			MITHOUT BUFFER			
			MECTIONS	NUO TUANI			

V7269.9 +

V8766.6 -

ADC-HX, ADC-HZ Series

12-Bit, 8 and 20µsec Analog-to-Digital Converters



Λε966.4 + MIAĐ Λ9 ∓ V8866.4 -OFFSET + 2.4982V NIAĐ 4 2.5V 74994V-OFFSET BIPOLAR RANGE Λε966'6 + NIAD V01 + of 0Vm S.f + **ZEBO** VS896.4 + NIA_D Vc + of 0Vm 6.0 +**CERO** JONIPOLAR RANGE INPUT VOLTAGE TSULGA CALIBRATION TABLE

NIAĐ

OFFSET


CALIBRATION PROCEDURE

- 1. Connect the converter for bipolar or unipolar operation.

 Use the input connection table for the desired input voltage range and input impedance. Apply START CONVERT pulses of 100 nanoseconds minimum duration to pin 21. The spacing of the pulses should be no less than the maximum conversion time.
- 2. Zero and Offset Adjustments
 Apply a precision voltage reference source between the selected analog input and ground. Adjust the output of the reference source to the value shown in the Calibration Table for the unipolar zero adjustment (zero + 1/2LSB) or the bipolar offset adjustment (–FS + 1/2LSB). Adjust the trimming potentiometer so that the output code flickers equally between 1111 1111 1110.
- Full Scale Adjustment Change the output of the precision voltage reference source to the value shown in the Calibration Table for the unipolar or bipolar gain adjustment (+FS 1.5LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between 0000 0000 0001 and so that the output code flickers equally between 0000 0000 0000.

TIMING DIAGRAM FOR ADC-HX, ADC-HZ OUTPUT: 10101010101010


10V ±



ADC-HX, ADC-HZ Series

12-Bit, 8 and 20µsec Analog-to-Digital Converters





WECHANICAL DIMENSIONS INCHES (mm)

ADC-HZ/883	-55 to +125°C
ADC-HZ12BMM-QL	-55 to +125°C
ADC-HZ12BMM	-55 to +125°C
ADC-HZ12BMC	0°07+ of 0
ADC-HZ12BGC	0°07+ of 0
ADC-HX/883	-55 to +125°C
ADC-HX12BMM-QL	-55 to +125°C
ADC-HX12BMM	-55 to +125°C
ADC-HX12BMC	0°07+ of 0
ADC-HX12BGC	0°07+ of 0
WODET	JEMP. RANGE
ORDERING GUIDE SUMMARY	

MIL-STD-883B units are available under DESC Drawing Number 5962-88508. Contact DATEL for 883 product specification.

Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other imply the gramming of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

DATEL is a registered trademark of Murata Power Solutions, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA 11R and ISO 9001/14001 REGISTERED