**ALLEGRO** microsystems™

Hall-Effect Latch for High Temperature Operation

FEATURES AND BENEFITS

- Symmetrical switchpoints
- Superior temperature stability
- Operation from unregulated supply
- Open-drain 25 mA output
- Reverse battery protection
- Activate with small, commercially available permanent magnets
- Solid-state reliability
- Small size
- Resistant to physical stress
- Enhanced ESD structures result in 8 kV HBM ESD performance without external protection components
- Internal protection circuits enable 40 V load dump compliance without external protection components

PACKAGES:

Not to scale

3-pin SOT23W
(suffix LH)

3-pin SIP,
matrix HD style
(suffix UA)

3-pin SIP,
chopper style
(suffix UA)

DESCRIPTION

These Hall-effect latches are extremely temperature-stable and stress resistant sensor ICs especially suited for operation over extended temperature ranges to 150°C. Superior high-temperature performance is made possible through a novel Schmitt trigger circuit that maintains operate and release point symmetry by compensating for temperature changes in the Hall element. Additionally, internal compensation provides magnetic switchpoints that become more sensitive with temperature, hence offsetting the usual degradation of the magnetic field with temperature. The symmetry capability makes these devices ideal for use in pulse-counting applications where duty cycle is an important parameter. The three basic devices (A1225, A1227, and A1229) are identical except for magnetic switchpoints.

Each device includes on a single silicon chip a voltage regulator, Hall-voltage generator, temperature compensation circuit, signal amplifier, Schmitt trigger, and a buffered open-drain output to sink up to 25 mA. The on-board regulator permits operation with supply voltages of 3.8 to 24 V.

The first character of the part number suffix determines the device operating temperature range. Suffix L is for –40°C to 150°C. Two package styles provide magnetically optimized packages for most applications. Suffix LH is a 3-pin SOT23W surface-mount package; suffix UA is a 3-pin ultramini SIP for through-hole mounting. The packages are lead (Pb) free with 100% matte-tin leadframe plating.

Functional Block Diagram

SELECTION GUIDE

| Part Number	Packing [1]	Package	Ambient Temperature, T_A	B_{RP}(min) (G)	B_{OP}(max) (G)
A1225LLHLT-T	7-in. reel, 3000 pieces/reel	3-pin SOT-23W surface mount			
A1225LLHLX-T	13-in. reel, 10000 pieces/reel	3-pin SOT-23W surface mount	−40°C to 150°C	−300	300
A1225LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole			
A1227LLHLT-T	7-in. reel, 3000 pieces/reel	3-pin SOT-23W surface mount			
A1227LLHLX-T	13-in. reel, 10000 pieces/reel	3-pin SOT-23W surface mount	−40°C to 150°C	−175	175
A1227LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole			
A1229LLHLT-T	7-in. reel, 3000 pieces/reel	3-pin SOT-23W surface mount			
A1229LLHLX-T	13-in. reel, 10000 pieces/reel	3-pin SOT-23W surface mount	−40°C to 150°C	−200	200
A1229LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole			

[1] Contact Allegro™ for additional packaging options.

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Forward Supply Voltage	V_{CC}		30	V
Reverse Supply Voltage	V_{RCC}		−30	V
Output Off Voltage	V_{OUT}		30	V
Reverse Output Voltage	V_{ROUT}		−0.5	V
Continuous Output Current	$I_{OUT(SINK)}$		25	mA
Operating Ambient Temperature	T_A	Range L	−40 to 150	°C
Maximum Junction Temperature	T_J(max)		165	°C
Storage Temperature	T_{stg}		−65 to 170	°C

Pinout Diagrams

Package LH

Package UA

Terminal List Table

Number		Name	Function
LH	UA		
1	1	VCC	Input power supply
2	3	VOUT	Output signal
3	2	GND	Ground

ELECTRICAL CHARACTERISTICS: Valid at T_A = –40°C to 150°C, C_{BYPASS} = 0.1 µF, V_{CC} = 12 V, unless otherwise noted

Characteristics	Symbol	Test Conditions		Min.	Typ. [1]	Max.	Unit [2]
ELECTRICAL CHARACTERISTICS							
Supply Voltage	V_{CC}	Operating; T_J ≤ 165°C		3.8		24	V
Supply Current	I_{CC}	B < B_{RP} (Output off)		–	–	6	mA
		B > B_{OP} (Output on)		–	–	6	mA
Supply Zener Voltage	$V_{Z(sup)}$	I_{CC} = 9 mA, T_A = 25°C		28	–	–	V
Reverse Battery Current	$I_{Z(sup)}$	V_{RCC} = –28 V, T_A = 25°C		–	–	– 5	mA
Power-On Time [3]	t_{PO}			–	–	12	µs
Power-On State	POS	B < B_{OP}		–	HIGH	–	–
Chopping Frequency	f_{chop}			–	400	–	kHz
OUTPUT STAGE CHARACTERISTICS							
Output Saturation Voltage	$V_{OUT(sat)}$	I_{OUT} = 20 mA		–	175	400	mV
Output Leakage Current	I_{OFF}	V_{OUT} = 24 V, B < B_{RP}		–	< 1	10	µA
Output Rise Time [3][4]	t_r	R_L = 820 Ω, C_L = 20 pF		–	200	2000	ns
Output Fall Time [3][4]	t_f	R_L = 820 Ω, C_L = 20 pF		–	200	2000	ns
Output Zener Voltage	$V_{Z(out)}$	I_{OUT} = 3 mA, T_A = 25°C		30	–	–	V
MAGNETIC CHARACTERISTICS							
Operate Point	B_{OP}	A1225	T_A = 25°C	170	–	270	G
			Over operating temperature range	140	–	300	G
		A1227	T_A = 25°C	50	–	150	G
			Over operating temperature range	50	–	175	G
		A1229	T_A = 25°C	100	–	180	G
			Over operating temperature range	80	–	200	G
Release Point	B_{RP}	A1225	T_A = 25°C	–270	–	–170	G
			Over operating temperature range	–300	–	–140	G
		A1227	T_A = 25°C	–150	–	–50	G
			Over operating temperature range	–175	–	–50	G
		A1229	T_A = 25°C	–180	–	–100	G
			Over operating temperature range	–200	–	–80	G
Hysteresis (B_{OP} – B_{RP})	B_{HYS}	A1225	T_A = 25°C	340	–	540	G
			Over operating temperature range	280	–	600	G
		A1227	T_A = 25°C	100		300	G
			Over operating temperature range	100	–	350	G
		A1229	T_A = 25°C	200	–	360	G
			Over operating temperature range	160	–	400	G

[1] Typical data are at T_A = 25°C and V_{CC} = 12 V, and are for design estimations only.
[2] 1 G (gauss) = 0.1 mT (millitesla).
[3] Minimum and maximum specifications verified by bench characterization and not guaranteed by Allegro final test.
[4] C_L = oscilloscope probe capacitance.

ALLEGRO microsystems

THERMAL CHARACTERISTICS: May require derating at maximum conditions; see application information

| Characteristic	Symbol	Notes	Rating	Unit
Package Thermal Resistance	$R_{\theta JA}$	Package LH, 2-layer PCB with 0.463 in.^{2} of copper area each side connected by thermal vias	110	°C/W
		Package LH, 1-layer PCB with copper limited to solder pads	228	°C/W
		Package UA, 1-layer PCB with copper limited to solder pads	165	°C/W

Maximum Allowable V_{CC} (V) vs Temperature (°C)

Package LH, 2-layer PCB ($R_{\theta JA}$ = 110°C/W)

Package UA, 1-layer PCB ($R_{\theta JA}$ = 165°C/W)

Package LH, 1-layer PCB ($R_{\theta JA}$ = 228°C/W)

$V_{CC(max)}$

$V_{CC(min)}$

Maximum Power Dissipation, P_D (mW) vs Temperature (°C)

Package LH, 2-layer PCB ($R_{\theta JA}$ = 110°C/W)

Package UA, 1-layer PCB ($R_{\theta JA}$ = 165°C/W)

Package LH, 1-layer PCB ($R_{\theta JA}$ = 228°C/W)

ALLEGRO microsystems

CHARACTERISTIC PERFORMANCE
A1225, A1227, and A1229 Electrical Characteristics

Average Supply Current (On) versus Ambient Temperature

Average Supply Current (On) versus Supply Voltage

Average Supply Current (Off) versus Ambient Temperature

Average Supply Current (Off) versus Supply Voltage

Average Output Saturation Voltage versus Ambient Temperature

Average Output Saturation Voltage versus Supply Voltage

5

A1225 Magnetic Characteristics

Operate Point versus Ambient Temperature

Operate Point versus Supply Voltage


Release Point versus Ambient Temperature

Release Point versus Supply Voltage

### Switchpoint Hysteresis versus Ambient Temperature

Switchpoint Hysteresis versus Supply Voltage

ALLEGRO
microsystems

A1227 Magnetic Characteristics

Operate Point versus Ambient Temperature


Operate Point versus Supply Voltage

Release Point versus Ambient Temperature

Release Point versus Supply Voltage

Switchpoint Hysteresis versus Ambient Temperature

Switchpoint Hysteresis versus Supply Voltage

ALLEGRO
microsystems

A1229 Magnetic Characteristics

Operate Point versus Ambient Temperature

Operate Point versus Supply Voltage

Release Point versus Ambient Temperature

Release Point versus Supply Voltage

Switchpoint Hysteresis versus Ambient Temperature

Switchpoint Hysteresis versus Supply Voltage

FUNCTIONAL DESCRIPTION AND APPLICATION INFORMATION

SWITCHING BEHAVIOR

The output of the A1225, A1227, and A1229 devices switches low (turns on) when a magnetic field perpendicular to the Hall element exceeds the operate point threshold, B_{OP} (see figure 1). After turn-on, the output is capable of sinking 25 mA and the output voltage is $V_{OUT(sat)}$. Notice that the device latches; that is, a south pole of sufficient strength towards the branded surface of the device turns the device on, and the device remains on with removal of the south pole.

When the magnetic field is reduced below the release point, B_{RP}, the device output goes high (turns off). The difference between the magnetic operate point and release point is the hysteresis, B_{HYS}, of the device. This built-in hysteresis allows clean switching of the output, even in the presence of external mechanical vibration and electrical noise.

When the device is powered-on in the hysteresis range, less than B_{OP} and higher than B_{RP}, the device output goes high. The correct output state is attained after the first excursion beyond B_{OP} or B_{RP}.

APPLICATION INFORMATION

The simplest form of magnet that will operate these devices is a ring magnet, as shown in figure 2. Other methods of operation are possible.

In three-wire applications the device output is connected through a pull-up resistor to the supply pin or separate battery voltage (figure 3). Switching of the output signal indicates sufficient change of the magnetic field.

Figure 2. Typical magnetic target configuration using a ring magnet

Figure 1. Output switching characteristics

Figure 3. Typical 3-wire application circuit

CHOPPER STABILIZATION TECHNIQUE

When using Hall-effect technology, a limiting factor for switchpoint accuracy is the small signal voltage developed across the Hall element. This voltage is disproportionally small relative to the offset that can be produced at the output of the Hall sensor IC. This makes it difficult to process the signal while maintaining an accurate, reliable output over the specified operating temperature and voltage ranges. Chopper stabilization is a unique approach used to minimize Hall offset on the chip. Allegro employs a technique to remove key sources of the output drift induced by thermal and mechanical stresses. This offset reduction technique is based on a signal modulation-demodulation process. The undesired offset signal is separated from the magnetic field-induced signal in the frequency domain, through modulation. The subsequent demodulation acts as a modulation process for the offset, causing the magnetic field-induced signal to recover its original spectrum at base band, while the DC offset becomes a high-frequency signal. The magnetic-sourced signal then can pass through a low-pass filter, while the modulated DC offset is suppressed. In addition to the removal of the thermal and stress related offset, this novel technique also reduces the amount of thermal noise in the Hall sensor IC while completely removing the modulated residue resulting from the chopper operation. The chopper stabilization technique uses a high-frequency sampling clock. For the demodulation process, a sample-and-hold technique is used. This high-frequency operation allows a greater sampling rate, which results in higher accuracy and faster signal-processing capability. This approach desensitizes the chip to the effects of thermal and mechanical stresses, and produces devices that have extremely stable quiescent Hall output voltages and precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process, which allows the use of low-offset, low-noise amplifiers in combination with high-density logic integration and sample-and-hold circuits.


Figure 4. Chopper stabilization technique

Package LH 3-Pin SOT23W

For Reference Only – Not for Tooling Use
(Reference DWG-0000628)
Dimensions in millimeters – NOT TO SCALE
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown

Ⓐ Active Area Depth, 0.28 ±0.04 mm

Ⓑ Reference land pattern layout; all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances

Ⓒ Branding scale and appearance at supplier discretion

Ⓓ Hall elements, not to scale

Ⓑ PCB Layout Reference View

Ⓒ Standard Branding Reference View

N = Last three digits of device part number

ALLEGRO
microsystems

Package UA 3-Pin SIP, Matrix Style

For Reference Only – Not for Tooling Use

(Reference DWG-0000404, Rev. 1)
NOT TO SCALE
Dimensions in millimeters
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown

4.09 +0.08 −0.05

45°

B

E
2.04

E

1.44 E

3.02 +0.08 −0.05

E

1.02 MAX

14.99 ±0.25

1

2

3

0.43 +0.05 −0.07

1.27 NOM

C

1.52 ±0.05

10°

Mold Ejector Pin Indent

Branded Face

0.79 REF

45°

0.41 +0.03 −0.06

𝒜
NNN

1

D Standard Branding Reference View

𝒜 = Supplier emblem
N = Last three digits of device part number

A Dambar removal protrusion (6×)

B Gate and tie bar burr area

C Active Area Depth, 0.50 mm ±0.08

D Branding scale and appearance at supplier discretion

E Hall element, not to scale

Package UA 3-Pin SIP, Chopper Style

4.09 +0.08 −0.05

45°

2.04 ⓔ

3.02 +0.08 −0.05

1.44 ⓔ

2.16 MAX

0.51 REF

1   2   3

15.75 ±0.51

0.43 +0.05 −0.07

1.27 NOM

ⓑ

ⓔ

ⓐ

1.52 ±0.05

Mold Ejector Pin Indent

Branded Face

45°

0.79 REF

0.41 +0.03 −0.06

ⓒ

𝒜
NN

1

ⓓ Standard Branding Reference View

𝒜 = Supplier emblem
N = Last two digits of device part number

For Reference Only; not for tooling use (reference DWG-9049)
Dimensions in millimeters
Dimensions exclusive of mold flash, gate burrs, and dambar pr
Exact case and lead configuration at supplier discretion within l

ⓐ Dambar removal protrusion (6X)
ⓑ Gate burr area
ⓒ Active Area Depth, 0.50 mm REF
ⓓ Branding scale and appearance at supplier discretion
ⓔ Hall element, not to scale

ALLEGRO microsystems

Revision History

Revision	Revision Date	Description of Revision
2	May 8, 2013	Update product offerings, editorial correction to $I_{Z(sup)}$
3	March 7, 2016	Updated product offerings
4	October 31, 2016	Chopper-style UA package designated as not for new design
5	June 19, 2018	Corrected matrix-style UA package drawing
6	September 10, 2018	Updated product status to not for new design
7	September 30, 2019	Updated LH package drawing (p. 11), and other minor editorial updates

For the latest version of this document, visit our website:
www.allegromicro.com

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com