W9412G6KH

		8.10.6	Extended Mode Register field	 16
		8.10.7	Reserved field	16
9.	OPER	ATION MOI	DE	17
	9.1	Simplified	Truth Table	17
	9.2	Function T	ruth Table	18
	9.3	Function T	ruth Table for CKE	21
	9.4	Simplified	Stated Diagram	22
10.	ELEC	TRICAL CH	ARACTERISTICS	23
	10.1	Absolute N	Maximum Ratings	23
	10.2	Recomme	nded DC Operating Conditions	23
	10.3	Capacitan	ce	24
	10.4	Leakage a	nd Output Buffer Characteristics	24
	10.5	DC Charac	cteristics	25
	10.6	AC Charac	cteristics and Operating Condition	26
	10.7	AC Test C	onditions	27
11.	SYSTI	EM CHARA	CTERISTICS FOR DDR SDRAM	29
	11.1	Table 1: In	put Slew Rate for DQ, DQS, and DM	29
	11.2	Table 2: In	put Setup & Hold Time Derating for Slew Rate	29
	11.3	Table 3: In	put/Output Setup & Hold Time Derating for Slew Rate	29
	11.4	Table 4: In	put/Output Setup & Hold Derating for Rise/Fall Delta Slew Rate	29
	11.5	Table 5: O	utput Slew Rate Characteristics (x16 Devices only)	29
	11.6	Table 6: O	utput Slew Rate Matching Ratio Characteristics	30
	11.7	Table 7: A	C Overshoot/Undershoot Specification for Address and Control Pins.	30
	11.8	Table 8: O	vershoot/Undershoot Specification for Data, Strobe, and Mask Pins	31
	11.9	System No	otes:	32
12.	TIMIN	G WAVEFO	RMS	34
	12.1	Command	Input Timing	34
	12.2	Timing of t	he CLK Signals	34
	12.3		ng (Burst Length = 4)	
	12.4		ng (Burst Length = 4)	
	12.5	•	MASK (W9412G6KH)	
	12.6	•	ister Set (MRS) Timing	
	12.7		ode Register Set (EMRS) Timing	
	12.8	-	narge Timing (Read Cycle, CL = 2)	
	12.9	-	narge Timing (Read cycle, CL = 2), continued	
	12.10	•	charge Timing (Write Cycle)	
	12.11		rrupted by Read (CL = 2, BL = 2, 4, 8)	
	12.12		ad Stop (BL = 8)	
	12.13		rrupted by Write & BST (BL = 8)	
	12.14		errupted by Precharge (BL = 8)	
	12.15		rrupted by Write (BL = 2, 4, 8)	
	12.16		rrupted by Read (CL = 2, BL = 8)	
	12.17		rrupted by Read (CL = 3, BL = 4)	
	12.18		rrupted by Precharge (BL = 8)	
	12.19	2 Bank In	terleave Read Operation (CL = 2, BL = 2)	47

Publication Release Date: Nov. 17, 2014

W9412G6KH

winbond 12.20 12.21 12.22 12.23 12.24 12.25 Input Clock Frequency Change during Precharge Power Down Mode Timing 49 12.26 PACKAGE SPECIFICATION51 13. 14.

Publication Release Date: Nov. 17, 2014



1. GENERAL DESCRIPTION

W9412G6KH is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM); organized as 2M words \times 4 banks \times 16 bits. W9412G6KH delivers a data bandwidth of up to 400M words per second. To fully comply with the personal computer industrial standard, W9412G6KH is sorted into the following speed grades: -5, -5I and -6I.

The -5/-5I grades are compliant to the DDR400/CL3 specification (the -5I industrial grade which is guaranteed to support -40°C \leq TA \leq 85°C).

The -6I industrial grade is compliant to the DDR333/CL3 specification which is guaranteed to support $-40^{\circ}\text{C} \le \text{TA} \le 85^{\circ}\text{C}$.

All Inputs reference to the positive edge of CLK (except for DQ, DM and CKE). The timing reference point for the differential clock is when the CLK and $\overline{\text{CLK}}$ signals cross during a transition. Write and Read data are synchronized with the both edges of DQS (Data Strobe).

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9412G6KH is ideal for any high performance applications.

2. FEATURES

- 2.5V ± 0.2V Power Supply for DDR400/333
- Up to 200 MHz Clock Frequency
- Double Data Rate architecture; two data transfers per clock cycle
- Differential clock inputs (CLK and CLK)
- DQS is edge-aligned with data for Read; center-aligned with data for Write
- CAS Latency: 2, 2.5 and 3
- Burst Length: 2, 4 and 8
- · Auto Refresh and Self Refresh
- Precharged Power Down and Active Power Down
- Write Data Mask
- Write Latency = 1
- 15.6µS Refresh interval (4K/64 mS Refresh)
- Maximum burst refresh cycle: 8
- Interface: SSTL 2
- Packaged in TSOP II 66-pin, using Lead free materials with RoHS compliant

3. ORDER INFORMATION

PART NUMBER	SPEED	SELF REFRESH CURRENT (MAX.)	OPERATING TEMPERATURE
W9412G6KH-5	DDR400/CL3	2 mA	0°C ~ 70°C
W9412G6KH-5I	DDR400/CL3	2 mA	-40°C ~ 85°C
W9412G6KH-6I	DDR333/CL3	2 mA	-40°C ~ 85°C

Publication Release Date: Nov. 17, 2014

W9412G6KH




4. KEY PARAMETERS

SYMBOL	DESCRIPTION		MIN/MAX.	-5/-51	-61
		CL = 2	Min.	7.5 nS	7.5 nS
			Max.	12 nS	12 nS
tcĸ	Clock Cycle Time	CL = 2.5	Min.	6 nS	6 nS
ick	Clock Cycle Time	OL = 2.5	Max.	12 nS	12 nS
		CL = 3	Min.	5 nS	6 nS
	CL = 3		Max.	12 nS	12 nS
tras	Active to Precharge Command Period	Min.	40 nS	42 nS	
tRC	Active to Ref/Active Command Period		Min.	50 nS	54 nS
IDD0	Operating Current: One Bank Active-Precharge		Max.	55 mA	50 mA
IDD1	Operating Current: One Bank Active-Read-Precharge		Max.	65 mA	55 mA
IDD4R	Burst Operation Current		Max.	120 mA	110 mA
IDD4W	Burst Operation Current		Max.	115 mA	100 mA
IDD5	Auto Refresh Burst current		Max.	70 mA	65 mA
IDD6	Self-Refresh Current	Max.	2 mA	2 mA	

Publication Release Date: Nov. 17, 2014



5. PIN CONFIGURATION



Publication Release Date: Nov. 17, 2014 Revision: A03




6. PIN DESCRIPTION

5. THE DESCRIPTION				
PIN NUMBER	PIN NAME	FUNCTION	DESCRIPTION	
			Multiplexed pins for row and column address.	
			Row address: A0 – A11.Column address: A0 – A8.	
28 – 32, 35 – 41	A0 – A11	Address	Provide the row address for Bank Activate commands, and the column address and Auto-precharge bit (A10) for Read/Write commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the precharge applies to one bank (A10 Low) or all banks (A10 High). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode Register Set command. BA0 and BA1 define which mode register is loaded during the Mode Register Set command (MRS or EMRS).	
26, 27	BA0, BA1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during column address latch time.	
2, 4, 5, 7, 8, 10, 11, 13, 54, 56, 57, 59, 60, 62, 63, 65	DQ0 – DQ15	Data Input/ Output	The DQ0 – DQ15 input and output data are synchronized with both edges of DQS.	
16,51	LDQS, UDQS	Data Strobe	DQS is Bi-directional signal. DQS is input signal during write operation and output signal during read operation. It is Edgealigned with read data, Center-aligned with write data.	
24	CS	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.	
23, 22, 21	\overline{RAS} , \overline{CAS} , \overline{WE}	Command Inputs	Command inputs (along with $\overline{\text{CS}}$) define the command being entered.	
20, 47	LDM, UDM	Write Mask	When DM is asserted "high" in burst write, the input data is masked. DM is synchronized with both edges of DQS.	
45, 46	CLK,	Differential Clock Inputs	All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of CLK.	
44	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.	
49	VREF	Reference Voltage	VREF is reference voltage for inputs.	
1, 18, 33	VDD	Power	Power for logic circuit inside DDR SDRAM.	
34, 48, 66	Vss	Ground	Ground for logic circuit inside DDR SDRAM.	
3, 9, 15, 55, 61	Vddq	Power for I/O Buffer	Separated power from VDD, used for output buffer, to improve noise.	
6, 12, 52, 58, 64	Vssq	Ground for I/O Buffer	Separated ground from Vss, used for output buffer, to improve noise.	
14, 17, 19, 25, 42, 43, 50, 53	NC	No Connection	No connection	

Publication Release Date: Nov. 17, 2014



7. BLOCK DIAGRAM




Publication Release Date: Nov. 17, 2014



8. FUNCTIONAL DESCRIPTION

8.1 Power Up Sequence

- (1) Apply power and attempt to CKE at a low state (≤ 0.2V), all other inputs may be undefined
 - 1) Apply VDD before or at the same time as VDDQ.
 - 2) Apply VDDQ before or at the same time as VTT and VREF.
- (2) Start Clock and maintain stable condition for 200 µS (min.).
- (3) After stable power and clock, apply NOP and take CKE high.
- (4) Issue precharge command for all banks of the device.
- (5) Issue EMRS (Extended Mode Register Set) to enable DLL and establish Output Driver Type.
- (6) Issue MRS (Mode Register Set) to reset DLL and set device to idle with bit A8.
 (An additional 200 cycles(min) of clock are required for DLL Lock before any executable command applied.)
- (7) Issue precharge command for all banks of the device.
- (8) Issue two or more Auto Refresh commands.
- (9) Issue MRS-Initialize device operation with the reset DLL bit deactivated A8 to low.



Initialization sequence after power-up

Publication Release Date: Nov. 17, 2014



8.2 Command Function

8.2.1 Bank Activate Command

The Bank Activate command activates the bank designated by the BA (Bank address) signal. Row addresses are latched on A0 to A11 when this command is issued and the cell data is read out of the sense amplifiers. The maximum time that each bank can be held in the active state is specified as tRAS (max). After this command is issued, Read or Write operation can be executed.

8.2.2 Bank Precharge Command

$$(\overline{RAS} = "L", \overline{CAS} = "H", \overline{WE} = "L", BA0, BA1 = Bank, A10 = "L", A0 to A9, A11 = Don't Care)$$

The Bank Precharge command percharges the bank designated by BA. The precharged bank is switched from the active state to the idle state.

8.2.3 Precharge All Command

$$(\overline{RAS} = \text{``L"}, \overline{CAS} = \text{``H"}, \overline{WE} = \text{``L"}, BA0, BA1 = Don't Care, A10 = \text{``H"}, A0 to A9, A11 = Don't Care)$$

The Precharge All command precharges all banks simultaneously. Then all banks are switched to the idle state.

8.2.4 Write Command

The write command performs a Write operation to the bank designated by BA. The write data are latched at both edges of DQS. The length of the write data (Burst Length) and column access sequence (Addressing Mode) must be in the Mode Register at power-up prior to the Write operation.

8.2.5 Write with Auto-precharge Command

$$(\overline{RAS} = \text{"H"}, \overline{CAS} = \text{"L"}, \overline{WE} = \text{"L"}, BA0, BA1 = Bank, A10 = \text{"H"}, A0 to A8 = Column Address)$$

The Write with Auto-precharge command performs the Precharge operation automatically after the Write operation. This command must not be interrupted by any other commands.

8.2.6 Read Command

$$(\overline{RAS} = \text{"H"}, \overline{CAS} = \text{"L"}, \overline{WE} = \text{"H"}, BA0, BA1 = Bank, A10 = \text{"L"}, A0 to A8 = Column Address)$$

The Read command performs a Read operation to the bank designated by BA. The read data are synchronized with both edges of DQS. The length of read data (Burst Length), Addressing Mode and CAS Latency (access time from CAS command in a clock cycle) must be programmed in the Mode Register at power-up prior to the Read operation.

8.2.7 Read with Auto-precharge Command

The Read with Auto-precharge command automatically performs the Precharge operation after the Read operation.

Publication Release Date: Nov. 17, 2014



1) READA ≥ tRAS (min) - (BL/2) x tCK

Internal precharge operation begins after BL/2 cycle from Read with Auto-precharge command.

2) tRCD(min) ≤ READA < tRAS(min) - (BL/2) x tCK

Data can be read with shortest latency, but the internal Precharge operation does not begin until after tRAS (min) has completed.

This command must not be interrupted by any other command.

8.2.8 Mode Register Set Command

$$(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "L", BA0 = "L", BA1 = "L", A0 to A11 = Register Data)$$

The Mode Register Set command programs the values of CAS Latency, Addressing Mode, Burst Length and DLL reset in the Mode Register. The default values in the Mode Register after power-up are undefined, therefore this command must be issued during the power-up sequence. Also, this command can be issued while all banks are in the idle state. Refer to the table for specific codes.

8.2.9 Extended Mode Register Set Command

$$(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "L", BA0 = "H", BA1 = "L", A0 to A11 = Register data)$$

The Extended Mode Register Set command can be implemented as needed for function extensions to the standard (SDR-SDRAM). Currently the only available mode in EMRS is DLL enable/disable, decoded by A0. The default value of the extended mode register is not defined; therefore this command must be issued during the power-up sequence for enabling DLL. Refer to the table for specific codes.

8.2.10 No-Operation Command

$$(\overline{RAS} = "H", \overline{CAS} = "H", \overline{WE} = "H")$$

The No-Operation command simply performs no operation (same command as Device Deselect).

8.2.11 Burst Read Stop Command

$$(\overline{RAS} = "H", \overline{CAS} = "H", \overline{WE} = "L")$$

The Burst stop command is used to stop the burst operation. This command is only valid during a Burst Read operation.

8.2.12 Device Deselect Command

$$(\overline{CS} = "H")$$

The Device Deselect command disables the command decoder so that the RAS, CAS, WE and Address inputs are ignored. This command is similar to the No-Operation command.

8.2.13 Auto Refresh Command

$$(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "H", CKE = "H", BA0, BA1, A0 to A11 = Don't Care)$$

AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS–BEFORE–RAS (CBR) refresh in previous DRAM types. This command is non persistent, so it must be issued each time a refresh is required.

The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The DDR SDRAM requires AUTO REFRESH cycles at an average periodic interval of tREFI (maximum).

Publication Release Date: Nov. 17, 2014



To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM, and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8 * trefi.

8.2.14 Self Refresh Entry Command

The SELF REFRESH command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). The DLL is automatically disabled upon entering SELF REFRESH, and is automatically enabled upon exiting SELF REFRESH. Any time the DLL is enabled a DLL Reset must follow and 200 clock cycles should occur before a READ command can be issued. Input signals except CKE are "Don't Care" during SELF REFRESH. Since CKE is an SSTL_2 input, VREF must be maintained during SELF REFRESH.

8.2.15 Self Refresh Exit Command

$$(CKE = "H", \overline{CS} = "H" \text{ or } CKE = "H", \overline{RAS} = "H", \overline{CAS} = "H")$$

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable prior to CKE going back HIGH. Once CKE is HIGH, the DDR SDRAM must have NOP commands issued for txsnr because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.

The use of SELF REFREH mode introduces the possibility that an internally timed event can be missed when CKE is raised for exit from self refresh mode. Upon exit from SELF REFRESH an extra auto refresh command is recommended.

8.2.16 Data Write Enable /Disable Command

(DM = "L/H" or LDM, UDM = "L/H")

During a Write cycle, the DM or LDM, UDM signal functions as Data Mask and can control every word of the input data. The LDM signal controls DQ0 to DQ7 and UDM signal controls DQ8 to DQ15.

8.3 Read Operation

Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read command is issued after tRCD from the Bank Activate command, the data is read out sequentially, synchronized with both edges of DQS (Burst Read operation). The initial read data becomes available after CAS Latency from the issuing of the Read command. The CAS Latency must be set in the Mode Register at power-up.

When the Precharge Operation is performed on a bank during a Burst Read and operation, the Burst operation is terminated.

When the Read with Auto-precharge command is issued, the Precharge operation is performed automatically after the Read cycle then the bank is switched to the idle state. This command cannot be interrupted by any other commands. Refer to the diagrams for Read operation.

Publication Release Date: Nov. 17, 2014



8.4 Write Operation

Issuing the Write command after tRCD from the bank activate command. The input data is latched sequentially, synchronizing with both edges(rising & falling) of DQS after the Write command (Burst write operation). The burst length of the Write data (Burst Length) and Addressing Mode must be set in the Mode Register at power-up.

When the Precharge operation is performed in a bank during a Burst Write operation, the Burst operation is terminated.

When the Write with Auto-precharge command is issued, the Precharge operation is performed automatically after the Write cycle, then the bank is switched to the idle state, The Write with Auto-precharge command cannot be interrupted by any other command for the entire burst data duration.

Refer to the diagrams for Write operation.

8.5 Precharge

There are two Commands, which perform the precharge operation (Bank Precharge and Precharge All). When the Bank Precharge command is issued to the active bank, the bank is precharged and then switched to the idle state. The Bank Precharge command can precharge one bank independently of the other bank and hold the unprecharged bank in the active state. The maximum time each bank can be held in the active state is specified as tRAS (max). Therefore, each bank must be precharged within tRAS(max) from the bank activate command.

The Precharge All command can be used to precharge all banks simultaneously. Even if banks are not in the active state, the Precharge All command can still be issued. In this case, the Precharge operation is performed only for the active bank and the precharge bank is then switched to the idle state.

8.6 Burst Termination

When the Precharge command is used for a bank in a Burst cycle, the Burst operation is terminated. When Burst Read cycle is interrupted by the Precharge command, read operation is disabled after clock cycle of (CAS Latency) from the Precharge command. When the Burst Write cycle is interrupted by the Precharge command, the input circuit is reset at the same clock cycle at which the precharge command is issued. In this case, the DM signal must be asserted "high" during tWR to prevent writing the invalided data to the cell array.

When the Burst Read Stop command is issued for the bank in a Burst Read cycle, the Burst Read operation is terminated. The Burst read Stop command is not supported during a write burst operation. Refer to the diagrams for Burst termination.

8.7 Refresh Operation

Two types of Refresh operation can be performed on the device: Auto Refresh and Self Refresh. By repeating the Auto Refresh cycle, each bank in turn refreshed automatically. The Refresh operation must be performed 4096 times (rows) within 64mS. The period between the Auto Refresh command and the next command is specified by tRFC.

Self Refresh mode enters issuing the Self Refresh command (CKE asserted "low") while all banks are in the idle state. The device is in Self Refresh mode for as long as CKE held "low". In the case of distributed Auto Refresh commands, distributed auto refresh commands must be issued every 15.6 μ S and the last distributed Auto Refresh commands must be performed within 15.6 μ S before entering the self refresh mode. After exiting from the Self Refresh mode, the refresh operation must be performed within 15.6 μ S. In Self Refresh mode, all input/output buffers are disabled, resulting in lower power dissipation (except CKE buffer). Refer to the diagrams for Refresh operation.

Publication Release Date: Nov. 17, 2014



8.8 Power Down Mode

Two types of Power Down Mode can be performed on the device: Active Standby Power Down Mode and Precharge Standby Power Down Mode.

When the device enters the Power Down Mode, all input/output buffers are disabled resulting in low power dissipation (except CKE buffer).

Power Down Mode enter asserting CKE "low" while the device is not running a burst cycle. Taking CKE "high" can exit this mode. When CKE goes high, a No operation command must be input at next CLK rising edge. Refer to the diagrams for Power Down Mode.

8.9 Input Clock Frequency Change during Precharge Power Down Mode

DDR SDRAM input clock frequency can be changed under following condition:

DDR SDRAM must be in precharged power down mode with CKE at logic LOW level. After a minimum of 2 clocks after CKE goes LOW, the clock frequency may change to any frequency between minimum and maximum operating frequency specified for the particular speed grade. During an input clock frequency change, CKE must be held LOW. Once the input clock frequency is changed, a stable clock must be provided to DRAM before precharge power down mode may be exited. The DLL must be RESET via EMRS after precharge power down exit. An additional MRS command may need to be issued to appropriately set CL etc. After the DLL relock time, the DRAM is ready to operate with new clock frequency.

8.10 Mode Register Operation

The mode register is programmed by the Mode Register Set command (MRS/EMRS) when all banks are in the idle state. The data to be set in the Mode Register is transferred using the A0 to A11 and BA0, BA1 address inputs.

The Mode Register designates the operation mode for the read or write cycle. The register is divided into five filed: (1) Burst Length field to set the length of burst data (2) Addressing Mode selected bit to designate the column access sequence in a Burst cycle (3) CAS Latency field to set the assess time in clock cycle (4) DLL reset field to reset the DLL (5) Regular/Extended Mode Register filed to select a type of MRS (Regular/Extended MRS). EMRS cycle can be implemented the extended function (DLL enable/Disable mode).

The initial value of the Mode Register (including EMRS) after power up is undefined; therefore the Mode Register Set command must be issued before power operation.

8.10.1 Burst Length field (A2 to A0)

This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 2, 4 and 8 words.

A2	A1	A0	BURST LENGTH
0	0	0	Reserved
0	0	1	2 words
0	1	0	4 words
0	1	1	8 words
1	х	х	Reserved

Publication Release Date: Nov. 17, 2014



8.10.2 Addressing Mode Select (A3)

The Addressing Mode can be one of two modes; Interleave mode or Sequential Mode, When the A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both addressing Mode support burst length 2, 4 and 8 words.

А3	ADDRESSING MODE
0	Sequential
1	Interleave

8.10.2.1. Addressing Sequence of Sequential Mode

A column access is performed by incrementing the column address input to the device. The address is varied by the Burst Length as the following.

Addressing Sequence of Sequential Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	2 words (address bits is A0)
Data 1	n + 1	not carried from A0 to A1
Data 2	n + 2	4 words (address bit A0, A1)
Data 3	n + 3	Not carried from A1 to A2
Data 4	n + 4	
Data 5	n + 5	8 words (address bits A2, A1 and A0)
Data 6	n + 6	Not carried from A2 to A3
Data 7	n + 7	

8.10.2.2. Addressing Sequence for Interleave Mode

A Column access is started from the inputted column address and is performed by interleaving the address bits in the sequence shown as the following.

Addressing Sequence of Interleave Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	2 words
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	4 words
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 4	A8 A7 A6 A5 A4 A3 A2 A1 A0	8 words
Data 5	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 6	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 7	A8 A7 A6 A5 A4 A3 A2 A1 A0	V

Publication Release Date: Nov. 17, 2014



8.10.3 CAS Latency field (A6 to A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first data read. The minimum values of CAS Latency depend on the frequency of CLK.

A6	A5	A4	CAS LATENCY
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5
1	1	1	Reserved

8.10.4 DLL Reset bit (A8)

This bit is used to reset DLL. When the A8 bit is "1", DLL is reset.

8.10.5 Mode Register /Extended Mode register change bits (BA0, BA1)

These bits are used to select MRS/EMRS.

BA1	BA0	A11-A0
0	0	Regular MRS Cycle
0	1	Extended MRS Cycle
1	х	Reserved

8.10.6 Extended Mode Register field

1) DLL Switch field (A0)

This bit is used to select DLL enable or disable

A0	DLL
0	Enable
1	Disable

2) Output Driver Strength Control field (A6, A1)

The 100%, 60% and 30% or matched impedance driver strength are required Extended Mode Register Set (EMRS) as the following:

A6	A1	BUFFER STRENGTH
0	0	100% Strength
0	1	60% Strength
1	0	Reserved
1	1	30% Strength

8.10.7 Reserved field

Test mode entry bit (A7)

This bit is used to enter Test mode and must be set to "0" for normal operation.

Reserved bits (A9, A10, A11)

These bits are reserved for future operations. They must be set to "0" for normal operation.

Publication Release Date: Nov. 17, 2014



9. OPERATION MODE

The following table shows the operation commands.

9.1 Simplified Truth Table

SYM.	COMMAND	DEVICE STATE	CKEn-1	CKEn	DM ⁽⁴⁾	BA0, BA1	A10	A0-A9 ,A11	cs	RAS	CAS	WE
ACT	Bank Active	Idle ⁽³⁾	Н	Х	Χ	V	V	V	L	L	Н	Н
PRE	Bank Precharge	Any ⁽³⁾	Н	Χ	Χ	>	L	X	L	L	Н	_
PREA	Precharge All	Any	Н	Χ	Χ	Χ	Н	Х	L	L	Н	L
WRIT	Write	Active ⁽³⁾	Н	Χ	Χ	>	L	V	L	Н	L	L
WRITA	Write with Auto- precharge	Active ⁽³⁾	Н	Х	Х	٧	Н	٧	L	Н	L	L
READ	Read	Active ⁽³⁾	Н	Χ	Х	V	L	V	L	Н	L	Н
READA	Read with Auto- precharge	Active ⁽³⁾	Н	Х	Х	V	Н	V	L	Н	L	Н
MRS	Mode Register Set	Idle	Н	Х	Х	L, L			L	L	L	L
EMRS	Extended Mode Register Set	Idle	Н	Х	Х	H, L	Op-	Code ⁽⁶⁾	L	L	L	L
NOP	No Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
BST	Burst Read Stop	Active	Н	Х	Х	Χ	Х	Х	L	Н	Н	L
DSL	Device Deselect	Any	Н	Х	Χ	Χ	Х	Х	Н	Х	Х	Х
AREF	Auto Refresh	Idle	Н	Н	Х	Х	Х	Х	L	L	L	Н
SELF	Self Refresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
SELEX	Self Refresh Exit	Idle (Self		Н	Х	Х	Х	Х	Н	Х	Х	Х
SELEX	Sell Refresh Exit	Refresh)	L	П	^	^	^	^	L	Н	Н	Х
PD	Power Down	Idle/	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
PD	Mode Entry	Active ⁽⁵⁾	П	L	^	^	^	^	L	Н	Н	Х
	Power Down	Any					.,		Н	Х	Х	Х
PDEX	Mode Exit	(Power Down)	L	Н	Х	Х	Х	Х	L	Н	Н	Х
WDE	Data Write Enable	Active	Н	Х	L	Х	Х	Х	Χ	Х	Х	Х
WDD	Data Write Disable	Active	Н	Х	Τ	Χ	Х	X	Χ	Х	Х	Χ

Notes:

- 1. V = Valid X = Don't Care L = Low level H = High level.
- 2. CKE_n signal is input level when commands are issued CKE_{n-1} signal is input level one clock cycle before the commands are issued
- 3. These are state designated by the BA0, BA1 signals.
- 4. LDM, UDM (W9412G6KH)
- 5. Power Down Mode can not entry in the burst cycle.
- 6. BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0, BA1 are reserved; A0~A11 provide the op-code to be written to the selected Mode Register (MRS or EMRS).

Publication Release Date: Nov. 17, 2014



9.2 Function Truth Table

(Note 1)

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Х	Х	Х	DSL	NOP	
	L	Н	Η	Х	Χ	NOP/BST	NOP	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Idle	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
lule	L	L	Н	Н	BA, RA	ACT	Row activating	
	L	L	Τ	L	BA, A10	PRE/PREA	NOP	
	L	L	L	Ι	Χ	AREF/SELF	Refresh or Self refresh	2
	1	L	Ш	L	Op-Code	MRS/EMRS	Mode register accessing	2
	Ι	Х	Х	X	Χ	DSL	NOP	
	L	Н	Τ	Х	X	NOP/BST	NOP	
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin read: Determine AP	4
Row Active	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Begin write: Determine AP	4
NOW ACTIVE	1	L	Ι	Ι	BA, RA	ACT	ILLEGAL	3
	L	L	Η	L	BA, A10	PRE/PREA	Precharge	5
	L	L	L	Η	Χ	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Ι	Х	Х	X	Χ	DSL	Continue burst to end	
	1	Н	Ι	Ι	X	NOP	Continue burst to end	
	L	Н	Τ	L	X	BST	Burst stop	
	L	Н	L	Н	BA, CA, A10	READ/READA	Term burst, new read: Determine AP	6
Read	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	
	L	L	Η	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Η	L	BA, A10	PRE/PREA	Term burst, precharging	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Η	Х	Х	Х	Χ	DSL	Continue burst to end	
	L	Н	Н	Н	X	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	Term burst, start read: Determine AP	6, 7
Write	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Term burst, start read: Determine AP	6
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	Term burst, precharging	8
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	

Publication Release Date: Nov. 17, 2014



Function Truth Table, continued

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Χ	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
Read with	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	
Auto-	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	
	L	L	Ш	Н	Χ	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write with	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	
Auto-	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	
precharge	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	NOP-> Idle after tRP	
	L	Н	Η	Н	Χ	NOP	NOP-> Idle after trp	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	Ш	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Precharging	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Η	L	BA, A10	PRE/PREA	Idle after tRP	
	L	L	Ш	Н	Χ	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	X	DSL	NOP-> Row active after trcd	
	L	Н	Н	Н	Х	NOP	NOP-> Row active after tRCD	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Row Activating	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
, touvaining	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	

Publication Release Date: Nov. 17, 2014



Function Truth Table, continued

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Х	Х	Х	DSL	NOP->Row active after twn	
	L	Н	Н	Н	Х	NOP	NOP->Row active after twn	
	L	Н	Н	L	Х	BST	ILLEGAL	
147.5	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Write Recovering	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
Recovering	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	NOP->Enter precharge after twn	
	L	Н	Н	Н	Х	NOP	NOP->Enter precharge after twn	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Recovering with Auto-	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	NOP->Idle after tRC	
	L	Н	Н	Н	Х	NOP	NOP->Idle after tRC	
Refreshing	L	Н	Н	L	Х	BST	ILLEGAL	
Refleshing	L	Н	L	Н	Х	READ/WRIT	ILLEGAL	
	L	L	Н	Х	Х	ACT/PRE/PREA	ILLEGAL	
	L	L	L	Χ	Х	AREF/SELF/MRS/EMRS	ILLEGAL	
	Н	Χ	Χ	Χ	Х	DSL	NOP->Row after tMRD	
	L	Н	Н	Н	Х	NOP	NOP->Row after tmRD	
Mode Register	L	Н	Н	L	Х	BST	ILLEGAL	
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	Х	Х	Х	ACT/PRE/PREA/ARE F/SELF/MRS/EMRS	ILLEGAL	

Notes:

- 1. All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock cycle.
- 2. Illegal if any bank is not idle.
- 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- 4. Illegal if tRCD is not satisfied.
- 5. Illegal if tras is not satisfied.
- 6. Must satisfy burst interrupt condition.
- 7. Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements.
- 8. Must mask preceding data which don't satisfy twr

Remark: H = High level, L = Low level, X = High or Low level (Don't Care), V = Valid data

Publication Release Date: Nov. 17, 2014



9.3 Function Truth Table for CKE

CURRENT	СК	Œ				=	ADDRESS	ACTION	NOTES
STATE	n-1	n	CS	RAS	CAS	WE	ADDRESS	ACTION	NOTES
	Н	Χ	Х	Х	Х	Х	Х	INVALID	
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh->Idle after txsnR	
Self Refresh	L	Н	L	Н	Н	Х	Х	Exit Self Refresh->Idle after txsnR	
Sell Refresh	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Χ	Х	Х	Х	Х	Х	INVALID	
Power Down	L	Н	Х	Х	Х	Х	Х	Exit Power down->Idle after tis	
	L	L	Х	Х	Х	Х	Х	Maintain power down mode	
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	2
	Н	L	L	Н	Н	Х	Х	Enter Power down	2
All banks Idle	Н	L	L	L	L	Н	Х	Self Refresh	1
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Χ	Х	Х	Х	Х	Х	Power down	
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	3
	Н	L	L	Н	Н	Х	Х	Enter Power down	3
Row Active	Н	L	L	L	L	Н	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Х	Х	Х	Х	Х	Х	Power down	
Any State Other Than Listed Above	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	

Notes:


- 1. Self refresh can enter only from the all banks idle state.
- 2. Power Down occurs when all banks are idle; this mode is referred to as precharge power down.
- 3. Power Down occurs when there is a row active in any bank; this mode is referred to as active power down.

Remark: H = High level, L = Low level, X = High or Low level (Don't Care), V = Valid data

Publication Release Date: Nov. 17, 2014



9.4 Simplified Stated Diagram



Publication Release Date: Nov. 17, 2014 Revision: A03



10. ELECTRICAL CHARACTERISTICS

10.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT
Voltage on I/O Pins Relative to Vss	Vin, Vout	-0.5 ~ VDDQ +0.5	V
Voltage on Input Pins Relative to Vss	VIN	-1 ~ 3.6	V
Voltage on VDD Supply Relative to VSS	Vdd	-1 ~ 3.6	V
Voltage on VDDQ Supply Relative to Vss	VDDQ	-1 ~ 3.6	V
Operating Temperature (-5)	Topr	0 ~ 70	°C
Operating Temperature (-5I/-6I)	Topr	-40 ~ 85	°C
Storage Temperature	Tstg	-55 ~ 150	°C
Soldering Temperature (10s)	TSOLDER	260	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	lout	50	mA

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

10.2 Recommended DC Operating Conditions

 $(TA = 0 \text{ to } 70^{\circ}\text{C for -5}, TA = -40 \text{ to } 85^{\circ}\text{C for -5I/-6I})$

SYM.	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
VDD	Power Supply Voltage (for -5/-5I/-6I)	2.3	2.5	2.7	V	2
VDDQ	I/O Buffer Supply Voltage (for -5/-5I/-6I)	2.3	2.5	2.7	V	2
VREF	Input reference Voltage	0.49 x VDDQ	0.50 x VDDQ	0.51 x VDDQ	V	2, 3
VTT	Termination Voltage (System)	VREF - 0.04	VREF	VREF + 0.04	V	2, 8
VIH (DC)	Input High Voltage (DC)	VREF + 0.15	=	VDDQ + 0.3	V	2
VIL (DC)	Input Low Voltage (DC)	-0.3	=	VREF - 0.15	V	2
VICK (DC)	Differential Clock DC Input Voltage	-0.3	-	VDDQ + 0.3	V	15
VID (DC)	Input Differential Voltage. CLK and CLK inputs (DC)	0.36	-	VDDQ + 0.6	V	13, 15
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	-	V	2
VIL (AC)	Input Low Voltage (AC)	-	-	VREF - 0.31	V	2
VID (AC)	Input Differential Voltage. CLK and CLK inputs (AC)	0.7	-	VDDQ + 0.6	V	13, 15
Vx (AC)	Differential AC input Cross Point Voltage	VDDQ/2 - 0.2	-	VDDQ/2 + 0.2	V	12, 15
VISO (AC)	Differential Clock AC Middle Point	VDDQ/2 - 0.2	-	VDDQ/2 + 0.2	V	14, 15

Notes: VIH (DC) and VIL (DC) are levels to maintain the current logic state.

VIH (AC) and VIL (AC) are levels to change to the new logic state.

Publication Release Date: Nov. 17, 2014



10.3 Capacitance

 $(VDD = VDDQ = 2.5V \pm 0.2V, f = 1 MHz, TA = 25^{\circ}C, VOUT(DC) = VDDQ/2, VOUT(Peak to Peak) = 0.2V)$

SYMBOL	PARAMETER	MIN.	MAX.	DELTA (MAX.)	UNIT
CIN	Input Capacitance (except for CLK pins)	2.0	4.0	0.5	pF
CCLK	Input Capacitance (CLK pins)	3.0	5.0	0.25	pF
Cı/o	DQ, DQS, DM Capacitance	1.5	5.5	0.5	pF

Notes: These parameters are periodically sampled and not 100% tested.

10.4 Leakage and Output Buffer Characteristics

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTES
lı (L)	Input Leakage Current Any input 0V ≤ VIN ≤ VDD, VREF Pin 0V ≤ VIN ≤ 1.35V (All other pins not under test = 0V)	-2	2	μΑ	
lo (L)	Output Leakage Current (Output disabled, 0V ≤ Vo∪T ≤ VDDQ)	-5	5	μΑ	
Vон	Output High Voltage (under AC test load condition)	VTT +0.76	•	V	
Vol	Output Low Voltage (under AC test load condition)	-	Vтт -0.76	V	
Іон	Output Levels: Full drive option High Current (VOUT = VDDQ - 0.373V, min. VREF, min. VTT	-15	-	mA	4, 6
loL	Low Current (VOUT = 0.373V, max. VREF, max. VTT)	15	-	mA	4, 6
Іонг	Output Levels: Reduced drive option - 60% High Current (VOUT = VDDQ - 0.763V, min. VREF, min. VTT	-9	-	mA	5
lolr	Low Current (VOUT = 0.763V, max. VREF, max. VTT)	9	-	mA	5
IOHR ₍₃₀₎	Output Levels: Reduced drive option - 30% High Current (VOUT = VDDQ - 1.056V, min. VREF, min. VTT	-4.5	-	mA	5
IOLR ₍₃₀₎	Low Current (Vout = 1.056V, max. VREF, max. VTT)	4.5	-	mA	5

Publication Release Date: Nov. 17, 2014



10.5 DC Characteristics

CVM	DADAMETED	MA	۸X.	LINUT	NOTES
SYM.	PARAMETER	-5/-51	-6I	UNIT	NOTES
IDD0	Operating current: One Bank Active-Precharge; tRC = tRC min; tCK = tCK min; DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	55	50		7
IDD1	Operating current: One Bank Active-Read-Precharge; Burst = 4; trc = trc min; CL = 3; tcκ = tcκ min; loυτ = 0 mA; Address and control inputs changing once per clock cycle.	65	55		7, 9
IDD2P	Precharge Power Down standby current: All Banks Idle; Power down mode; CKE ≤ V _{IL} max; tcκ = tcκ min; Vin = VREF for DQ, DQS and DM	5	5		
IDD2N	Idle standby current: CS ≥ VIH min; All Banks Idle; CKE ≥ VIH min; tck = tck min; Address and other control inputs changing once per clock cycle; Vin ≥ VIH min or Vin ≤ VIL max for DQ, DQS and DM	20	20		7
IDD3P	Active Power Down standby current: One Bank Active; Power down mode; CKE ≤ V _{IL} max; tcκ = tcκ min; Vin = V _{REF} for DQ, DQS and DM	10	10		
IDD3N	Active standby current: CS ≥ VIH min; CKE ≥ VIH min; One Bank Active-Precharge; tRC = tRAS max; tCK = tCK min; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	30	30	mA	7
IDD4R	Operating current: Burst = 2; Reads; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL=2; tck = tck min; lout = 0mA	120	110		7, 9
IDD4W	Operating current: Burst = 2; Write; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL = 2; tcκ = tcκ min; DQ, DM and DQS inputs changing twice per clock cycle	115	100		7
IDD5	Auto Refresh current: tRC = tRFC min	70	65		7
IDD6	Self Refresh current: CKE ≤ 0.2V; external clock on; tcκ = tcκ min	2	2		
IDD7	Random Read current: 4 Banks Active Read with activate every 20nS, Auto-Precharge Read every 20 nS; Burst = 4; trcd = 3; lout = 0mA; DQ, DM and DQS inputs changing twice per clock cycle; Address changing once per clock cycle	150	130		

Publication Release Date: Nov. 17, 2014



10.6 AC Characteristics and Operating Condition


SYM PARAMETER				-5/	-5I	-6	SI		
Iterical Ref to Relafactive Command Period 40 100000 42 100000 18 100000 18 100000 18 100000 18 100000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 10000000 18 10000000000	SYM.	PARAMETER				MIN.	MAX.	UNIT	NOTES
Iterical Ref to Relafactive Command Period 40 100000 42 100000 18 100000 18 100000 18 100000 18 100000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 1000000 18 10000000 18 10000000000	trc	Active to Ref/Active Command Period		50		54			
IRRCD	trfc			70		70			
Tricol		Active to Precharge Command Period		40	100000		100000	nS	
Itana	trcd	<u> </u>	me	15		18			
Tocol Read/Write(a) to Read/Write(b) Command Period 1		•							
Temp	tccd			1		1		tcĸ	
TREED Active(a) to Active(b) Command Period 10				15		18			
Turn	trrd							nS	
Total Auto-precharge Write Recovery + Precharge Time (twx/tcx)									
CL = 2		•				(twr/tck)			
tck CLK Cycle Time	tdal	Auto-precharge Write Recovery + Precha	arge Time	` ,		,		tcĸ	18
Table Care				, ,		(trp/tck)			
CL = 3		<u> </u>							
TAC Data Access Time from CLK, CLK -0.7 0.7 0.7 0.7 0.7 0.7 0.7 16	tcĸ	,							
DOS DOS Output Access Time from CLK, CLK -0.6 0.6 -0.6 0.6 16			CL = 3	5	12	6	12		
DOSCK DQS Output Access Time from CLK, \(\overline{CLK} \) CLK -0.6 0.6 -0.6 0.6 0.6 16 16 16 16 10 16 16 1	tAC	Data Access Time from CLK, CLK		-0.7	0.7	-0.7	0.7	nS	16
Data Strobe Edge to Output Data Edge Skew 0.4 0.4 1.1	tDQSCK	_	K	-0.6	0.6	-0.6	0.6		16
Time	tnoso				0.4		0.4		
Table CLK Low Level Width CLK Half Period (minimum of actual tch, tcl.) min (min, (tcl.,tch) min min (tcl.,tch) min (tcl.,tch) min (tcl.,tch) min min (tcl.,tch)			JKCW .	0.45		0.45			
The CLK Half Period (minimum of actual tch, tcl.)								tcĸ	11
The CLK Hail Period (minimum of actual tcH, tcL) (tcL,tcH) (tcL,tcH) (tcL,tcH) (toL,tcH)	toL				0.00		0.55		
tQH DQ Output Data Hold Time from DQS thP-0.5 Exit Self Refresh to non-Read Command Exit Self Refresh to Incertal Time Catch ThP-0.5 0.4 0.6 0.4 0.6 0.7 1.2 1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.1 <	tHP	CLK Half Period (minimum of actual tcн,	tcl)					nS	
TRPRE DQS Read Preamble Time 0.9	tqн	DQ Output Data Hold Time from DQS		· ,					
tps DQS Read Postamble Time 0.4 0.6 0.4 0.6 tbs DQ and DM Setup Time to DQS, slew rate 0.5V/nS 0.4 0.4 0.4 0.4 tbH DQ and DM Hold Time to DQS, slew rate 0.5V/nS 0.4 0.4 0.4 0.4 tbIDB DQ and DM Hold Time to DQS, slew rate 0.5V/nS 0.4 0.4 0.4 0.4 tbIDB DQ and DM Hold Time to DQS, slew rate 0.5V/nS 0.4 0.5 0.35 0.35 tbQS Input High Pulse Width 0.35 0.35 0.35 0.35 0.35 tbQS Input Low Pulse Width 0.35 0.35 0.35 0.25 0.22 0.2 <t< td=""><td></td><td>•</td><td></td><td>1</td><td>1.1</td><td></td><td>1.1</td><td></td><td></td></t<>		•		1	1.1		1.1		
tDH DQ and DM Hold Time to DQS, slew rate 0.5V/nS 0.4 0.4 nS tDIPW DQ and DM Input Pulse Width (for each input) 1.75 1.75 1.75 tDQS Input High Pulse Width 0.35 0.35 0.35 1.75 tDQS Input Low Pulse Width 0.35 0.35 0.35 1.25 tDQS Falling Edge to CLK Setup Time 0.2 0.2 0.2 1.25 tDQS Falling Edge Hold Time from CLK 0.2 0.2 0.2 0.2 tWPRES Clock to DQS Write Preamble Set-up Time 0 0 nS tWPRED DQS Write Preamble Time 0.4 0.6 0.4 0.6 tck 11 tDQS Write Preamble Time 0.4 0.6 0.4 0.6 tck 11 tDQS Write Postamble Time 0.4 0.6 0.4 0.6 tck 11 tDQS Write Postamble Time 0.4 0.6 0.75 1.25 1.25 tis Input Setup Time (fast slew rate) 0.6 0.75 1.25 19, 21-2	trpst	DQS Read Postamble Time		0.4	0.6	0.4	0.6	tCK	11
tDH DQ and DM Hold Time to DQS, slew rate 0.5V/nS 0.4 0.4 nS tDIPW DQ and DM Input Pulse Width (for each input) 1.75 1.75 1.75 tDQS Input High Pulse Width 0.35 0.35 0.35 1.75 tDQS Input Low Pulse Width 0.35 0.35 0.35 1.25 tDQS Falling Edge to CLK Setup Time 0.2 0.2 0.2 1.25 tDQS Falling Edge Hold Time from CLK 0.2 0.2 0.2 0.2 tWPRES Clock to DQS Write Preamble Set-up Time 0 0 nS tWPRED DQS Write Preamble Time 0.4 0.6 0.4 0.6 tck 11 tDQS Write Preamble Time 0.4 0.6 0.4 0.6 tck 11 tDQS Write Postamble Time 0.4 0.6 0.4 0.6 tck 11 tDQS Write Postamble Time 0.4 0.6 0.75 1.25 1.25 tis Input Setup Time (fast slew rate) 0.6 0.75 1.25 19, 21-2	tos	DQ and DM Setup Time to DQS, slew rate	te 0.5V/nS	0.4		0.4			
TDOSH DQS Input High Pulse Width D.35 D.35 D.35 D.35 DQS Input Low Pulse Width DQS Input Low Pulse Width DQS Falling Edge to CLK Setup Time DQS Falling Edge Hold Time from CLK D.2 D	tDH			0.4		0.4		nS	
tDOSL DQS Input Low Pulse Width 0.35 0.35 tck 11 tDSS DQS Falling Edge to CLK Setup Time 0.2 0.2 0.2 11 tDSH DQS Falling Edge Hold Time from CLK 0.2 0.2 0.2 0.2 tWPRES Clock to DQS Write Preamble Set-up Time 0 0 nS 0.25	tDIPW	DQ and DM Input Pulse Width (for each i	input)	1.75		1.75			
tDOSL DQS Input Low Pulse Width 0.35 0.35 tck 11 tDSS DQS Falling Edge to CLK Setup Time 0.2 0.2 0.2 11 tDSH DQS Falling Edge Hold Time from CLK 0.2 0.2 0.2 0.2 tWPRES Clock to DQS Write Preamble Set-up Time 0 0 nS 0.25	tdqsh		•	0.35		0.35			
toss DQS Falling Edge to CLK Setup Time 0.2 0.2 tDSH DQS Falling Edge Hold Time from CLK 0.2 0.2 tWPRES Clock to DQS Write Preamble Set-up Time 0 0 nS tWPRE DQS Write Preamble Time 0.25 0.25 0.25 tWPST DQS Write Postamble Time 0.4 0.6 0.4 0.6 0.6 0.75 1.25 tis DQS Write Postamble Time 0.4 0.6 0.4 0.6 0.4 0.6 0.6 0.75 1.25 tis Input Setup Time (fast slew rate) 0.6 0.75 1.25 19, 21-2 tis Input Hold Time (fast slew rate) 0.7 0.8 20-23 tipw Control & Address Input Pulse Width (for each input) 2.2 2.2 nS tHZ Data-out High-impedance Time from CLK, CLK 0.7 0.7 0.7 0.7 tvx Internal Write to Read Command Delay 2 1.5 0.5 1.5 twrr Internal Write to Read Command 75 75 nS	tDQSL			0.35		0.35		1	44
twpres Clock to DQS Write Preamble Set-up Time 0 0 nS twpre DQS Write Preamble Time 0.25 0.25 twpst DQS Write Postamble Time 0.4 0.6 0.4 0.6 twpst DQS Write Postamble Time 0.4 0.6 0.4 0.6 0.4 0.6 twpst DQS Write Preamble Time 0.4 0.6 0.4 0.6 0.4 0.6 0.7 1.25 tis Input Setup Time (fast slew rate) 0.6 0.75 1.25 19, 21-2 tis Input Hold Time (fast slew rate) 0.6 0.75 0.8 19, 21-2 tis Input Setup Time (flow slew rate) 0.7 0.8 19, 21-2 tis Input Hold Time (slow slew rate) 0.7 0.8 19, 21-2 tis Input Hold Time (slow slew rate) 0.7 0.8 19, 21-2 tis Data-out High-impedance Time from CLK, CLK 0.7 0.7 0.7 thz Data-out Low-impedance Time from CLK, CLK -0.7 0.7 <td>toss</td> <td>DQS Falling Edge to CLK Setup Time</td> <td></td> <td>0.2</td> <td></td> <td>0.2</td> <td></td> <td>tck</td> <td>11</td>	toss	DQS Falling Edge to CLK Setup Time		0.2		0.2		tck	11
twpre DQS Write Preamble Time 0.25 0.25 twpst DQS Write Postamble Time 0.4 0.6 0.4 0.6 tDQS Write Command to First DQS Latching Transition 0.75 1.25 0.75 1.25 tIs Input Setup Time (fast slew rate) 0.6 0.75 19, 21-2 19, 21-2 tIs Input Hold Time (fast slew rate) 0.7 0.8 19, 21-2 20-23 tIH Input Hold Time (slow slew rate) 0.7 0.8 19, 21-2 20-23 tIPW Control & Address Input Pulse Width (for each input) 2.2 2.2 nS tHZ Data-out High-impedance Time from CLK, CLK 0.7 0.7 0.7 tVT Data-out Low-impedance Time from CLK, CLK 0.5 1.5 0.5 tWTR Internal Write to Read Command Delay 2 1 tck txsnr Exit Self Refresh to non-Read Command 75 75 nS txsr Exit Self Refresh to Read Command 200 200 tck	tDSH	DQS Falling Edge Hold Time from CLK		0.2		0.2			
twpst DQS Write Postamble Time 0.4 0.6 0.4 0.6 tck 11 tDQSS Write Command to First DQS Latching Transition 0.75 1.25 0.75 1.25 tis Input Setup Time (fast slew rate) 0.6 0.75 19, 21-2 tis Input Hold Time (fast slew rate) 0.7 0.8 20-23 tipu Input Hold Time (slow slew rate) 0.7 0.8 20-23 tipw Control & Address Input Pulse Width (for each input) 2.2 2.2 nS tHZ Data-out High-impedance Time from CLK, CLK 0.7 0.7 0.7 0.7 tLZ Data-out Low-impedance Time from CLK, CLK -0.7 0.7 -0.7 0.7 tWTR Internal Write to Read Command Delay 2 1 tck txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrD Exit Self Refresh Interval Time (4K/ 64mS) 15.6 15.6 15.6 15.6	twpres	Clock to DQS Write Preamble Set-up Tin	ne	0		0		nS	
tDQSS Write Command to First DQS Latching Transition 0.75 1.25 0.75 1.25 tis Input Setup Time (fast slew rate) 0.6 0.75 19, 21-2 till Input Hold Time (fast slew rate) 0.7 0.8 20-23 till Input Hold Time (slow slew rate) 0.7 0.8 20-23 tipw Control & Address Input Pulse Width (for each input) 2.2 2.2 nS tHZ Data-out High-impedance Time from CLK, CLK 0.7 0.7 0.7 tt/Z Data-out Low-impedance Time from CLK, CLK -0.7 0.7 -0.7 0.7 twrn Internal Write to Read Command Delay 2 1 tck txsnr Exit Self Refresh to Read Command 75 75 nS txsrD Exit Self Refresh to Read Command 200 200 tck trefin Refresh Interval Time (4K/ 64mS) 15.6 15.6 µS 17	twpre	DQS Write Preamble Time		0.25		0.25			
tis Input Setup Time (fast slew rate) tih Input Hold Time (fast slew rate) tis Input Setup Time (slow slew rate) tis Input Setup Time (slow slew rate) tinput Hold Time (slow slew rate) tiput Hold Time (slow slew rate) tiput Control & Address Input Pulse Width (for each input) the Data-out High-impedance Time from CLK, CLK tue Data-out Low-impedance Time from CLK, CLK tue Tr(ss) SSTL Input Transition twith Internal Write to Read Command Delay tiput Delay tiput Time (slow slew rate) 0.7 0.7 0.7 0.7 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1	twpst	DQS Write Postamble Time		0.4	0.6	0.4	0.6	tcĸ	11
tiH Input Hold Time (fast slew rate) 0.6 0.75 19, 21-2 tis Input Setup Time (slow slew rate) 0.7 0.8 20-23 tiH Input Hold Time (slow slew rate) 0.7 0.8 20-23 tiPW Control & Address Input Pulse Width (for each input) 2.2 2.2 nS tHZ Data-out High-impedance Time from CLK, CLK 0.7 0.7 0.7 tLZ Data-out Low-impedance Time from CLK, CLK -0.7 0.7 -0.7 0.7 tT(ss) SSTL Input Transition 0.5 1.5 0.5 1.5 tWTR Internal Write to Read Command Delay 2 1 tck txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrD Exit Self Refresh to Read Command 200 200 tck trefin Refresh Interval Time (4K/ 64mS) 15.6 15.6 µS 17	tDQSS	Write Command to First DQS Latching T	ransition	0.75	1.25	0.75	1.25		
tis Input Setup Time (slow slew rate) 0.7 0.8 20-23 tiH Input Hold Time (slow slew rate) 0.7 0.8 20-23 tipw Control & Address Input Pulse Width (for each input) 2.2 2.2 nS tHZ Data-out High-impedance Time from CLK, CLK 0.7 0.7 0.7 tLZ Data-out Low-impedance Time from CLK, CLK -0.7 0.7 -0.7 0.7 tY(ss) SSTL Input Transition 0.5 1.5 0.5 1.5 twrr Internal Write to Read Command Delay 2 1 tck txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrD Exit Self Refresh to Read Command 200 200 tck trefi Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17	tıs	Input Setup Time (fast slew rate)		0.6		0.75			19, 21-23
tih Input Hold Time (slow slew rate) 0.7 0.8 20-23 tipw Control & Address Input Pulse Width (for each input) 2.2 2.2 nS thz Data-out High-impedance Time from CLK, CLK 0.7 0.7 0.7 tLZ Data-out Low-impedance Time from CLK, CLK -0.7 0.7 -0.7 0.7 tT(ss) SSTL Input Transition 0.5 1.5 0.5 1.5 tWTR Internal Write to Read Command Delay 2 1 tck txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrD Exit Self Refresh to Read Command 200 200 tck trefin Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17	tıн	Input Hold Time (fast slew rate)		0.6		0.75			19, 21-23
tIPW Control & Address Input Pulse Width (for each input) 2.2 2.2 nS tHZ Data-out High-impedance Time from CLK, CLK 0.7 0.7 0.7 tLZ Data-out Low-impedance Time from CLK, CLK -0.7 0.7 -0.7 0.7 tT(SS) SSTL Input Transition 0.5 1.5 0.5 1.5 tWTR Internal Write to Read Command Delay 2 1 tck txSNR Exit Self Refresh to non-Read Command 75 75 nS txSRD Exit Self Refresh to Read Command 200 tck tREFI Refresh Interval Time (4K/ 64mS) 15.6 15.6 µS 17	tıs	Input Setup Time (slow slew rate)		0.7		0.8			20-23
tHZ Data-out High-impedance Time from CLK, CLK 0.7 0.7 tLZ Data-out Low-impedance Time from CLK, CLK -0.7 0.7 -0.7 0.7 tT(SS) SSTL Input Transition 0.5 1.5 0.5 1.5 tWTR Internal Write to Read Command Delay 2 1 tck txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrD Exit Self Refresh to Read Command 200 tck trefi Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17	tıн	Input Hold Time (slow slew rate)		0.7		8.0			20-23
tLZ Data-out Low-impedance Time from CLK, CLK -0.7 0.7 -0.7 0.7 tr(ss) SSTL Input Transition 0.5 1.5 0.5 1.5 twtr Internal Write to Read Command Delay 2 1 tck txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrD Exit Self Refresh to Read Command 200 tck trefi Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17	tıpw	Control & Address Input Pulse Width (for	each input)	2.2		2.2		nS	
tT(SS) SSTL Input Transition 0.5 1.5 0.5 1.5 tWTR Internal Write to Read Command Delay 2 1 tcκ txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrD Exit Self Refresh to Read Command 200 tcκ trefi Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17	tHZ				0.7		0.7		
tr(ss) SSTL Input Transition 0.5 1.5 0.5 1.5 twTR Internal Write to Read Command Delay 2 1 tcκ txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrD Exit Self Refresh to Read Command 200 tcκ trefi Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17	tLZ	Data-out Low-impedance Time from CLK	, CLK	-0.7	0.7	-0.7	0.7		
twtr Internal Write to Read Command Delay 2 1 tcκ txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrd Exit Self Refresh to Read Command 200 200 tcκ trefi Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17	tT(SS)			0.5	1.5	0.5	1.5		
txsnr Exit Self Refresh to non-Read Command 75 75 nS txsrd Exit Self Refresh to Read Command 200 200 tcκ trefi Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17	. ,	· · · · · · · · · · · · · · · · · · ·		1			-	tcĸ	
txsrd Exit Self Refresh to Read Command 200 200 tcκ trefi Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17									
trefi Refresh Interval Time (4K/ 64mS) 15.6 15.6 μS 17				ł					
` '					15.6		15.6		17
I IN I I	tMRD	Mode Register Set Cycle Time		10		12		nS	

Publication Release Date: Nov. 17, 2014



10.7 AC Test Conditions

PARAMETER	SYMBOL	VALUE	UNIT
Input High Voltage (AC)	VIH	VREF + 0.31	V
Input Low Voltage (AC)	VIL	VREF - 0.31	V
Input Reference Voltage	VREF	0.5 x VDDQ	V
Termination Voltage	VTT	0.5 x VDDQ	V
Differential Clock Input Reference Voltage	VR	Vx (AC)	V
Input Difference Voltage. CLK and CLK Inputs (AC)	VID (AC)	1.5	V
Output Timing Measurement Reference Voltage	Votr	0.5 x VDDQ	V




Notes:

- (1) Conditions outside the limits listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- (2) All voltages are referenced to VDD, VDDQ.
- (3) Peak to peak AC noise on VREF may not exceed ±2% VREF(DC).
- (4) VOH = 1.95V, VOL = 0.35V
- (5) VOH = 1.9V, VOL = 0.4V
- (6) The values of IOH(DC) is based on VDDQ = 2.3V and VTT = 1.19V. The values of IOL(DC) is based on VDDQ = 2.3V and VTT = 1.11V.
- (7) These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of tcκ and tcc.
- (8) VTT is not applied directly to the device. VTT is a system supply for signal termination resistors is expected to be set equal to VREF and must track variations in the DC level of VREF.
- (9) These parameters depend on the output loading. Specified values are obtained with the output open.
- (10) Transition times are measured between VIH min(AC) and VIL max(AC). Transition (rise and fall) of input signals have a fixed slope.
- (11) IF the result of nominal calculation with regard to tcκ contains more than one decimal place, the result is rounded up to the nearest decimal place.
 (i.e., tpqss = 1.25 × tcκ, tcκ = 5 nS, 1.25 × 5 nS = 6.25 nS is rounded up to 6.2 nS.)
- (12) Vx is the differential clock cross point voltage where input timing measurement is referenced.
- (13) VID is magnitude of the difference between CLK input level and $\overline{\text{CLK}}$ input level.
- (14) Viso means {Vick(CLK)+Vick(CLK)}/2.
- (15) Refer to the figure below.

Publication Release Date: Nov. 17, 2014

massa winbond sass



- (16) tac and togsck depend on the clock jitter. These timing are measured at stable clock.
- (17) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- (18) tDAL = (tWR/tCK) + (tRP/tCK)
 - For each of the terms above, if not already an integer, round to the next highest integer.
 - Example: For -5 speed grade at CL=2.5 and tCK=6 nS
 - tDAL = ((15 nS / 6 nS) + (15 nS / 6 nS)) clocks = ((3) + (3)) clocks = 6 clocks
- (19) For command/address input slew rate ≥ 1.0 V/nS.
- (20) For command/address input slew rate ≥ 0.5 V/nS and < 1.0 V/nS.
- (21) For CLK & CLK slew rate ≥1.0 V/nS (single-ended).
- (22) These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
- (23) Slew Rate is measured between VOH(ac) and VOL(ac).

Publication Release Date: Nov. 17, 2014



11. SYSTEM CHARACTERISTICS FOR DDR SDRAM

The following specification parameters are required in systems using DDR400 & DDR333 devices to ensure proper system performance. These characteristics are for system simulation purposes and are guaranteed by design.

11.1 Table 1: Input Slew Rate for DQ, DQS, and DM

AC CHARACTERISTICS	SYM.	DDI	R400	DDF	333	UNIT	NOTES
PARAMETER		MIN.	MAX.	MIN.	MAX.	UNIT	NOTES
DQ/DM/DQS input slew rate measured between VIH(DC), VIL(DC) and VIL(DC), VIH(DC)	DCSLEW	0.5	4.0	0.5	4.0	V/nS	a, m

11.2 Table 2: Input Setup & Hold Time Derating for Slew Rate

INPUT SLEW RATE	ΔtiS	ΔtiH	UNIT	NOTES
0.5 V/nS	0	0	pS	i
0.4 V/nS	+50	0	pS	i
0.3 V/nS	+100	0	pS	i

11.3 Table 3: Input/Output Setup & Hold Time Derating for Slew Rate

INPUT SLEW RATE	ΔtDS	ΔtDH	UNIT	NOTES
0.5 V/nS	0	0	pS	k
0.4 V/nS	+75	0	pS	k
0.3 V/nS	+150	0	pS	k

11.4 Table 4: Input/Output Setup & Hold Derating for Rise/Fall Delta Slew Rate

INPUT SLEW RATE	ΔtDS	ΔtDH	UNIT	NOTES
±0.0 nS/V	0	0	pS	j
±0.25 nS/V	+50	0	pS	j
±0.5 nS/V	+100	0	pS	j

11.5 Table 5: Output Slew Rate Characteristics (x16 Devices only)

SLEW RATE CHARACTERISTIC	TYPICAL RANGE (V/NS)	MINIMUM (V/NS)	MAXIMUM (V/NS)	NOTES
Pullup Slew Rate	1.2 ~ 2.5	0.7	5.0	a, c, d, f, g, h
Pulldown Slew Rate	1.2 ~ 2.5	0.7	5.0	b, c, d, f, g, h

Publication Release Date: Nov. 17, 2014



11.6 Table 6: Output Slew Rate Matching Ratio Characteristics

SLEW RATE CHARACTERISTIC	DDR400		DDR333		NOTES
PARAMETER	MIN.	MAX.	MIN.	MAX.	NOTES
Output Slew Rate Matching Ratio (Pullup to Pulldown)	0.67	1.5	0.67	1.5	e, m

11.7 Table 7: AC Overshoot/Undershoot Specification for Address and Control Pins

PARAMETER	SPECIFICATION		
PARAMETER	DDR400	DDR333	
Maximum peak amplitude allowed for overshoot	1.5 V	1.5 V	
Maximum peak amplitude allowed for undershoot	1.5 V	1.5 V	
The area between the overshoot signal and VDD must be less than or equal to Max. area in Figure 3	4.5 V-nS	4.5 V-nS	
The area between the undershoot signal and GND must be less than or equal to Max. area in Figure 3	4.5 V-nS	4.5 V-nS	




Figure 3: Address and Control AC Overshoot and Undershoot Definition

Publication Release Date: Nov. 17, 2014



11.8 Table 8: Overshoot/Undershoot Specification for Data, Strobe, and Mask Pins

PARAMETER	SPECIFICATION		
FARAWETER	DDR400	DDR333	
Maximum peak amplitude allowed for overshoot	1.2 V	1.2 V	
Maximum peak amplitude allowed for undershoot	1.2 V	1.2 V	
The area between the overshoot signal and VDD must be less than or equal to Max. area in Figure 4	2.4 V-nS	2.4 V-nS	
The area between the undershoot signal and GND must be less than or equal to Max. area in Figure 4	2.4 V-nS	2.4 V-nS	




Figure 4: DQ/DM/DQS AC Overshoot and Undershoot Definition

Publication Release Date: Nov. 17, 2014



11.9 System Notes:

a. Pullup slew rate is characterized under the test conditions as shown in Figure 1.




Figure 1: Pullup slew rate test load

b. Pulldown slew rate is measured under the test conditions shown in Figure 2.




Figure 2: Pulldown slew rate test load

c. Pullup slew rate is measured between (VDDQ/2 - 320 mV ± 250 mV)

Pulldown slew rate is measured between (VDDQ/2 + 320 mV \pm 250 mV)

Pullup and Pulldown slew rate conditions are to be met for any pattern of data, including all outputs switching and only one output switching.

Example: For typical slew rate, DQ0 is switching

For minimum slew rate, all DQ bits are switching worst case pattern

For maximum slew rate, only one DQ is switching from either high to low, or low to high

The remaining DQ bits remain the same as for previous state

d. Evaluation conditions

Typical: 25°C (T Ambient), VDDQ = nominal, typical process

Minimum: 70°C (T Ambient), VDDQ = minimum, slow-slow process

Maximum: 0°C (T Ambient), VDDQ = maximum, fast-fast process

Publication Release Date: Nov. 17, 2014



- e. The ratio of pullup slew rate to pulldown slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.
- f. Verified under typical conditions for qualification purposes.
- g. TSOP II package devices only.
- h. Only intended for operation up to 266 Mbps per pin.
- i. A derating factor will be used to increase tis and tih in the case where the input slew rate is below 0.5 V/nS as shown in Table 2. The Input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions.
- j. A derating factor will be used to increase tDs and tDH in the case where DQ, DM, and DQS slew rates differ, as shown in Tables 3 & 4. Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, fall rate. Input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions.

The delta rise/fall rate is calculated as:

{1/(Slew Rate1)}-{1/(slew Rate2)}

For example: If Slew Rate 1 is 0.5 V/nS and Slew Rate 2 is 0.4 V/nS, then the delta rise, fall rate is -0.5 nS/V. Using the table given, this would result in the need for an increase in tDS and tDH of 100 pS.


- k. Table 3 is used to increase tDs and tDH in the case where the I/O slew rate is below 0.5 V/nS. The I/O slew rate is based on the lesser of the AC-AC slew rate and the DC-DC slew rate. The input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), and similarly for rising transitions.
- m. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.

Publication Release Date: Nov. 17, 2014




12. TIMING WAVEFORMS

12.1 Command Input Timing




12.2 Timing of the CLK Signals



Publication Release Date: Nov. 17, 2014



12.3 Read Timing (Burst Length = 4)




Notes: The correspondence of LDQS, UDQS to DQ. (W9412G6KH)

LDQS	DQ0~7
UDQS	DQ8~15

Publication Release Date: Nov. 17, 2014



12.4 Write Timing (Burst Length = 4)




Note: x16 has two DQSs (UDQS for upper byte and LDQS for lower byte). Even if one of the 2 bytes is not used, both UDQS and LDQS must be toggled.

Publication Release Date: Nov. 17, 2014




12.5 DM, DATA MASK (W9412G6KH)



Publication Release Date: Nov. 17, 2014




12.6 Mode Register Set (MRS) Timing



Publication Release Date: Nov. 17, 2014



12.7 Extend Mode Register Set (EMRS) Timing




Publication Release Date: Nov. 17, 2014



12.8 Auto-precharge Timing (Read Cycle, CL = 2)

1) tRCD (READA) \geq tRAS (min) - (BL/2) \times tCK



Notes: CL=2 shown; same command operation timing with CL = 2,5 and CL=3

In this case, the internal precharge operation begin after BL/2 cycle from READA command.

Represents the start of internal precharging.


The Read with Auto-precharge command cannot be interrupted by any other command.

Publication Release Date: Nov. 17, 2014



12.9 Auto-precharge Timing (Read cycle, CL = 2), continued

2) $tRCD/RAP(min) \le tRCD (READA) < tRAS (min) - (BL/2) \times tCK$



Notes: CL2 shown; same command operation timing with CL = 2.5, CL=3.

In this case, the internal precharge operation does not begin until after tras(min) has command.


Represents the start of internal precharging.

The Read with Auto-precharge command cannot be interrupted by any other command.

Publication Release Date: Nov. 17, 2014



12.10 Auto-precharge Timing (Write Cycle)



- 42 -


The Write with Auto-precharge command cannot be interrupted by any other command.

Represents the start of internal precharging.


Publication Release Date: Nov. 17, 2014



12.11 Read Interrupted by Read (CL = 2, BL = 2, 4, 8)




12.12 Burst Read Stop (BL = 8)



Publication Release Date: Nov. 17, 2014




12.13 Read Interrupted by Write & BST (BL = 8)



Burst Read cycle must be terminated by BST Command to avoid I/O conflict.


12.14 Read Interrupted by Precharge (BL = 8)




Publication Release Date: Nov. 17, 2014



12.15 Write Interrupted by Write (BL = 2, 4, 8)




12.16 Write Interrupted by Read (CL = 2, BL = 8)




Publication Release Date: Nov. 17, 2014



12.17 Write Interrupted by Read (CL = 3, BL = 4)




12.18 Write Interrupted by Precharge (BL = 8)




Publication Release Date: Nov. 17, 2014



12.19 2 Bank Interleave Read Operation (CL = 2, BL = 2)




12.20 2 Bank Interleave Read Operation (CL = 2, BL = 4)




Publication Release Date: Nov. 17, 2014



12.21 4 Bank Interleave Read Operation (CL = 2, BL = 2)




12.22 4 Bank Interleave Read Operation (CL = 2, BL = 4)



Publication Release Date: Nov. 17, 2014




12.23 Auto Refresh Cycle



Note: CKE has to be kept "High" level for Auto-Refresh cycle.


12.24 Precharge/Activate Power Down Mode Entry and Exit Timing



Note:

- 1. If power down occurs when all banks are idle, this mode is referred to as precharge power down.
- 2. If power down occurs when there is a row active in any bank, this mode is referred to as active power down.


12.25 Input Clock Frequency Change during Precharge Power Down Mode Timing



Publication Release Date: Nov. 17, 2014



12.26 Self Refresh Entry and Exit Timing



Note:


If the clock frequency is changed during self refresh mode, a DLL reset is required upon exit.

Publication Release Date: Nov. 17, 2014



13. PACKAGE SPECIFICATION

Package Outline TSOP (TYPE II) 66L 400 mil



Publication Release Date: Nov. 17, 2014



14. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A01	Feb. 07, 2014	All	Initial formally datasheet
A02	Apr. 09, 2014	4~5, 23, 25~27	Removed -5K speed grade
A03	Nov. 17, 2014	4, 5, 16, 23, 25, 26, 29~31, 38	Removed -4 speed grade

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

Publication Release Date: Nov. 17, 2014