# Contents

1	Bloc	k diagram and pin configuration5
2	Elec	trical specifications7
	2.1	Absolute maximum ratings 7
	2.2	Thermal data
	2.3	Electrical characteristics
	2.4	Waveforms
	2.5	Electrical characteristics curves 19
3	Арр	lication information
	3.1	GND protection network against reverse battery
		3.1.1 Solution 1: resistor in the ground line (RGND only) 22
		3.1.2 Solution 2: a diode (DGND) in the ground line
	3.2	Load dump protection
	3.3	MCU I/Os protection
	3.4	Current sense and diagnostic
	3.5	Maximum demagnetization energy (VCC = 13.5 V)
4	Pacl	kage and PCB thermal data 26
	4.1	SO-8 thermal data 26
5	Pacl	kage and packing information 29
	5.1	ECOPACK <sup>®</sup> ······ <sup>29</sup>
	5.2	Package mechanical data 29
	5.3	Packing information
6	Orde	er codes
7	Revi	sion history



# List of tables

Table 1.	Pin function	5
Table 2.	Suggested connections for unused and not connected pins	6
Table 3.	Absolute maximum ratings	7
Table 4.	Thermal data.	
Table 5.	Power section	9
Table 6.	Switching (V <sub>CC</sub> = 13 V; Tj = 25 °C)	9
Table 7.	Logic inputs	
Table 8.	Protection and diagnostics	0
Table 9.	Current sense (8 V < V <sub>CC</sub> < 18 V)	1
Table 10.	Truth table	
Table 11.	Electrical transient requirements (part 1) 10	6
Table 12.	Electrical transient requirements (part 2) 10	6
Table 13.	Electrical transient requirements (part 3) 10	6
Table 14.	Thermal parameters	8
Table 15.	SO-8 mechanical data	0
Table 16.	Device summary	2
Table 17.	Document revision history	3



# List of figures

Figure 2. Configuration discreme (ten view)	<u>^</u>
Figure 2. Configuration diagram (top view)	0
Figure 3. Current and voltage conventions <sup>(1)</sup>	7
Figure 4. Current sense delay characteristics	12
Figure 5. Switching characteristics	13
Figure 6. Output voltage drop limitation	
Figure 7. Delay response time between rising edge of ouput current and rising edge of c	urrent sense
(CS enabled)14	
Figure 8. I <sub>OUT</sub> /I <sub>SENSE</sub> vs I <sub>OUT</sub>	14
Figure 9. Maximum current sense ratio drift vs load current <sup>(1)</sup>	15
Figure 10. Normal operation	17
Figure 11. Overload or short to GND	17
Figure 12. Intermittent overload	18
Figure 13. T <sub>J</sub> evolution in overload or short to GND	18
Figure 14. OFF-state output current	19
Figure 15. High-level input current	19
Figure 16. Input voltage clamp	19
Figure 17. Low-level input voltage	19
Figure 18. High-level input voltage	19
Figure 19. Hysteresis input voltage	19
Figure 20. ON-state resistance vs. T <sub>case</sub>	
Figure 21. ON-state resistance vs. V <sub>CC</sub>	
Figure 22. Undervoltage shutdown	20
Figure 23. Turn-on voltage slope	20
Figure 24. I <sub>LIMH</sub> vs. T <sub>case</sub>	
Figure 25. Turn-off voltage slope	20
Figure 26. High-level CS_DIS voltage	21
Figure 27. CS_DIS voltage clamp	21
Figure 28. Low-level CS_DIS voltage	21
Figure 29. Application schematic	
Figure 30. Current sense and diagnostic	
Figure 31. Maximum turn-off current versus inductance (for each channel) <sup>(1)</sup>	
Figure 32. SO-8 PC board <sup>(1)</sup>	26
Figure 33. Rthj-amb vs. PCB copper area in open box free air condition	
Figure 34. SO-8 thermal impedance junction ambient single pulse	27
Figure 35. Thermal fitting model of an HSD in SO-8 <sup>(1)</sup>	27
Figure 36. SO-8 package dimensions	29
Figure 37. SO-8 tube shipment (no suffix)	31
Figure 38. SO-8 tape and reel shipment (suffix "TR")	31



# **1** Block diagram and pin configuration






Table 1.	Pin function
----------	--------------

Name	Function
V <sub>CC</sub>	Battery connection
OUT	Power output
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network
IN Voltage-controlled input pin with hysteresis, CMOS compatible. Controls switch state	
CS	Analog current sense pin, delivers a current proportional to the load current
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin



Figure 2.	Figure 2. Configuration diagram (top view)				
	ſ				
	V <sub>CC</sub>	5	4	CS_DIS	
	OUT	6	3	CS	
			•		

V <sub>CC [</sub>	
OUT [	6 3 🛛 CS
OUT [	6 3 CS 7 2 N
V <sub>CC</sub>	8 1 GND

GAPGCFT00282	

#### Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	Output	Input	CS_DIS
Floating	Not allowed	Х	Х	Х	Х
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 10 kΩ resistor	Through 10 kΩ resistor

SO-8



## 2 Electrical specifications




Figure 3. Current and voltage conventions<sup>(1)</sup>

1.  $V_F = V_{OUT} - V_{CC}$  during reverse battery condition.

### 2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the *Table 3: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in the *Table 3: Absolute maximum ratings* for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality documents.

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC supply voltage	41	V
-V <sub>CC</sub>	Reverse DC supply voltage	0.3	V
- I <sub>GND</sub>	DC reverse ground pin current	200	mA
I <sub>OUT</sub>	DC output current	Internally limited	А
- I <sub>OUT</sub>	Reverse DC output current	6	А
I <sub>IN</sub>	DC input current	-1 to 10	mA
I <sub>CSD</sub>	DC current sense disable input current	-1 to 10	mA
-I <sub>CSENSE</sub>	DC reverse CS pin current	200	mA
V <sub>CSENSE</sub>	Current sense maximum voltage	V <sub>CC</sub> - 41 +V <sub>CC</sub>	V V

 Table 3.
 Absolute maximum ratings



Table 5.	Absolute maximum ratings (continued)		
Symbol	Parameter	Value	Unit
E <sub>MAX</sub>	Maximum switching energy (single pulse) (L = 8 mH; $R_L = 0 \Omega$ ; $V_{bat} = 13.5 V$ ; $T_{jstart} = 150 °C$ ; $I_{OUT} = I_{limL}(Typ.)$ )	36	mJ
V <sub>ESD</sub>	Electrostatic discharge (human body model: $R = 1.5 \text{ K}\Omega$ ; $C = 100 \text{ pF}$ ) - IN - CS - CS_DIS - OUT - V <sub>CC</sub>	4000 2000 4000 5000 5000	> > > >
$V_{ESD}$	Charge device model (CDM-AEC-Q100-011)	750	V
Тj	Junction operating temperature	-40 to 150	°C
T <sub>stg</sub>	Storage temperature	-55 to 150	°C

Table 3. Absolute maximum ratings (continued)

## 2.2 Thermal data

#### Table 4.Thermal data

Symbol	Parameter	Max value	Unit
R <sub>thj-pins</sub>	Thermal resistance junction-pins	30	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	See Figure 33	°C/W



## 2.3 Electrical characteristics

Values specified in this section are for 8 V < V<sub>CC</sub> < 28 V; -40 °C < Tj < 150 °C, unless otherwise stated.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{CC}$	Operating supply voltage		4.5	13	28	V
V <sub>USD</sub>	Undervoltage shutdown			3.5	4.5	V
V <sub>USDhyst</sub>	Undervoltage shutdown hysteresis			0.5		V
		I <sub>OUT</sub> = 1 A, T <sub>j</sub> = 25 °C			160	
R <sub>ON</sub>	ON-state resistance	I <sub>OUT</sub> = 1 A, T <sub>j</sub> = 150 °C			320	mΩ
		$I_{OUT} = 1 \text{ A}, V_{CC} = 5 \text{ V}, T_j = 25 \text{ °C}$			210	
V <sub>clamp</sub>	Voltage clamp	I <sub>S</sub> = 20 mA	41	46	52	V
1	Supply surront	OFF-state: $V_{CC} = 13 \text{ V}$ , $V_{IN} = V_{OUT} = 0 \text{ V}$ , $T_j = 25 \text{ °C}$		2 <sup>(1)</sup>	5 <sup>(1)</sup>	μA
I <sub>S</sub>	Supply current	ON-state: $V_{IN} = 5 V$ , $V_{CC} = 13 V$ , $I_{OUT} = 0 A$		1.9	3.5	mA
		$V_{IN} = V_{OUT} = 0 V$ , $V_{CC} = 13 V$ , $T_j = 25 °C$	0	0.01	3	
I <sub>L(off1)</sub>	OFF-state output current	$V_{IN} = V_{OUT} = 0 V, V_{CC} = 13 V,$ $T_j = 125 \text{ °C}$	0		5	μA
V <sub>F</sub>	Output - V <sub>CC</sub> diode voltage	-I <sub>OUT</sub> = 1 A, T <sub>j</sub> = 150 °C			0.7	V

Table 5.Power section

1. PowerMOS leakage included.

### Table 6. Switching ( $V_{CC} = 13 \text{ V}$ ; $T_j = 25 \text{ °C}$ )

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	R <sub>L</sub> = 13 Ω (see <i>Figure 5</i> )	_	10	_	μs
t <sub>d(off)</sub>	Turn-off delay time	R <sub>L</sub> = 13 Ω (see <i>Figure 5</i> )		10	_	μs
dV <sub>OUT</sub> /dt <sub>(on)</sub>	Turn-on voltage slope	$R_L = 13 \Omega$		See Figure 23	—	V/µs
dV <sub>OUT</sub> /dt <sub>(off)</sub>	Turn-off voltage slope	$R_L = 13 \Omega$		See Figure 25	—	V/µs
W <sub>ON</sub>	Switching energy losses during t <sub>won</sub>	R <sub>L</sub> = 13 Ω (see <i>Figure 5</i> )		0.05	_	mJ
W <sub>OFF</sub>	Switching energy losses during t <sub>woff</sub>	R <sub>L</sub> = 13 Ω (see <i>Figure 5</i> )	_	0.03	_	mJ



	Logic inputs					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Low-level input voltage				0.9	V
۱ <sub>IL</sub>	Low-level input current	V <sub>IN</sub> = 0.9 V	1			μA
V <sub>IH</sub>	High-level input voltage		2.1			V
I <sub>IH</sub>	High-level input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>I(hyst)</sub>	Input voltage hysteresis		0.25			V
V	$\frac{I_{IN} = 1 \text{ mA}}{I_{IN} = -1 \text{ mA}}$	I <sub>IN</sub> = 1 mA	5.5		7	V
V <sub>ICL</sub>		I <sub>IN</sub> = -1 mA		-0.7		v
V <sub>CSDL</sub>	Low-level CS_DIS voltage				0.9	V
I <sub>CSDL</sub>	Low-level CS_DIS current	V <sub>CSD</sub> = 0.9 V	1			μA
V <sub>CSDH</sub>	High-level CS_DIS voltage		2.1			V
ICSDH	High-level CS_DIS current	V <sub>CSD</sub> = 2.1 V			10	μA
V <sub>CSD(hyst)</sub>	CS_DIS voltage hysteresis		0.25			V
Maria	CS DIS voltage domp	I <sub>CSD</sub> = 1 mA	5.5		7	V
V <sub>CSCL</sub>	CS_DIS voltage clamp	I <sub>CSD</sub> = -1 mA		-0.7		v

Table 7. Logic inputs

 Table 8.
 Protection and diagnostics<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	DC short-circuit	V <sub>CC</sub> = 13 V	7	10	14	А
I <sub>limH</sub>	current	5 V < V <sub>CC</sub> < 28 V			14	А
I <sub>limL</sub>	Short-circuit current during thermal cycling	V <sub>CC</sub> = 13 V; T <sub>R</sub> < T <sub>j</sub> < T <sub>TSD</sub>		2.5		A
T <sub>TSD</sub>	Shutdown temperature		150	175	200	°C
Τ <sub>R</sub>	Reset temperature		T <sub>RS</sub> + 1	T <sub>RS</sub> + 5		°C
T <sub>RS</sub>	Thermal reset of STATUS		135			°C
T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> - T <sub>R</sub> )			7		°C
V <sub>DEMAG</sub>	Turn-off output voltage clamp	I <sub>OUT</sub> = 1 A, V <sub>IN</sub> = 0, L = 20 mH	V <sub>CC</sub> - 41	V <sub>CC</sub> - 46	V <sub>CC</sub> - 52	V
V <sub>ON</sub>	Output voltage drop limitation	I <sub>OUT</sub> = 0.03 A (see <i>Figure 8</i> ) T <sub>j</sub> = -40 °C to +150 °C		25		mV

1. To ensure long term reliability under heavy overload or short-circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.



Table 9. Symbol	Current sense (8 V < Parameter	Test conditions	Min.	Тур.	Max.	Unit
κ <sub>o</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 0.025 A, V <sub>SENSE</sub> = 0.5 V T <sub>j</sub> = -40 °C to 150 °C	265	490	715	
K <sub>1</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 0.35 \text{ A}, V_{SENSE} = 0.5 \text{ V}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$ $T_j = 25 \text{ °C to } 150 \text{ °C}$	355 385	465 465	575 545	
dK <sub>1</sub> /K <sub>1</sub> <sup>(1)</sup>	Current sense ratio drift	I <sub>OUT</sub> =0.35 A, V <sub>SENSE</sub> = 0.5 V T <sub>j</sub> = -40 °C to 150 °C	-11		+11	%
К <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 0.5 \text{ A}, V_{SENSE} = 4 \text{ V}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$ $T_j = 25 \text{ °C to } 150 \text{ °C}$	380 400	455 455	530 510	
dK <sub>2</sub> /K <sub>2</sub> <sup>(1)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 0.5 A; T <sub>j</sub> = -40 °C to 150 °C	-8		+8	%
K <sub>3</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 1.5 \text{ A}, V_{SENSE} = 4 \text{ V}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$ $T_j = 25 \text{ °C to } 150 \text{ °C}$	420 420	455 455	490 480	
dK <sub>3</sub> /K <sub>3</sub> <sup>(1)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 1.5 A; T <sub>j</sub> = -40 °C to 150 °C	-4		+4	%
		$I_{OUT} = 0 \text{ A}, V_{SENSE} = 0 \text{ V},$ $V_{CSD} = 5 \text{ V}, V_{IN} = 0 \text{ V},$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	0		1	
I <sub>SENSE0</sub>	Analog sense leakage current	$I_{OUT} = 0 \text{ A}, V_{SENSE} = 0 \text{ V},$ $V_{CSD} = 0 \text{ V}, V_{IN} = 5 \text{ V},$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	0		2	μA
		$I_{OUT} = 1 \text{ A}, V_{SENSE} = 0 \text{ V},$ $V_{CSD} = 5 \text{ V}, V_{IN} = 5 \text{ V},$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	0		1	
I <sub>OL</sub>	ON-state open-load current detection threshold	V <sub>IN</sub> = 5 V, 8 V < V <sub>CC</sub> < 18 V I <sub>SENSE</sub> = 5 μA	0.5		5	mA
V <sub>SENSE</sub>	Max analog sense output voltage	R <sub>SENSE</sub> = 10 KΩ; I <sub>OUT</sub> = 1 A;	5			V
V <sub>SENSEH</sub> <sup>(2)</sup>	Analog sense output voltage in fault condition	V <sub>CC</sub> = 13 V, R <sub>SENSE</sub> = 3.9 KΩ		8		V
I <sub>SENSEH</sub> (2)	Analog sense output current in fault condition	V <sub>CC</sub> = 13 V, V <sub>SENSE</sub> = 5 V		9		mA
t <sub>DSENSE1H</sub>	Delay response time from falling edge of CS_DIS pin	V <sub>SENSE</sub> < 4 V, 0.025 A < I <sub>OUT</sub> < 1.5 A I <sub>SENSE</sub> = 90% of I <sub>SENSE max</sub> (see <i>Figure 4</i> )		40	100	μs

Table 9. Current sense (8 V <  $V_{CC}$  < 18 V)




Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>DSENSE1L</sub>	Delay response time from rising edge of CS_DIS pin	$V_{SENSE} < 4 V,$ 0.025 A < I <sub>OUT</sub> < 1.5 A I <sub>SENSE</sub> = 10% of I <sub>SENSE max</sub> (see <i>Figure 4</i> )		5	20	μs
t <sub>DSENSE2H</sub>	Delay response time from rising edge of IN pin	V <sub>SENSE</sub> < 4 V, 0.025 A < I <sub>OUT</sub> < 1.5 A I <sub>SENSE</sub> =90% of I <sub>SENSE max</sub> (see <i>Figure 4</i> )		30	160	μs
$\Delta t_{DSENSE2H}$	Delay response time between rising edge of output current and rising edge of current sense	$V_{SENSE} < 4 V,$ $I_{SENSE} = 90\%$ of $I_{SENSEMAX,}$ $I_{OUT} = 90\%$ of $I_{OUTMAX}$ $I_{OUTMAX} = 1.5A$ (see <i>Figure 7</i> )			110	μs
t <sub>DSENSE2L</sub>	Delay response time from falling edge of IN pin	$V_{SENSE} < 4 V,$ 0.025 A < I <sub>OUT</sub> < 1.5 A I <sub>SENSE</sub> =10% of I <sub>SENSE max</sub> (see <i>Figure 4</i> )		80	250	μs

Table 9. Current sense (8 V <  $V_{CC}$  < 18 V) (continued)

1. Parameter guaranteed by design; it is not tested.

2. Fault condition includes: power limitation and overtemperature.

#### Figure 4. Current sense delay characteristics










Figure 5. Switching characteristics











# Figure 7. Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)










Figure 9. Maximum current sense ratio drift vs load current<sup>(1)</sup>

1. Parameter guaranteed by design; it is not tested.

Table 10.Truth table

Conditions	IN	OUT	SENSE $(V_{CSD} = 0 V)^{(1)}$
Normal operation	L	L	0
Normal operation	Н	Н	Nominal
Overtemporature	L	L	0
Overtemperature	Н	L	V <sub>SENSEH</sub>
Lindonvoltago	L	L	0
Undervoltage	Н	L	0
	Н	Х	Nominal
Overload	Н	(no power limitation) Cycling (power limitation)	V <sub>SENSEH</sub>
Short-circuit to GND	L	L	0
(Power limitation)	Н	L	V <sub>SENSEH</sub>
Negative output voltage clamp	L	L	0

1. If the  $V_{CSD}$  is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.



ISO 7637-2:	Test levels <sup>(1)</sup>		Number of	Burst cy	Delays and	
2004(E) Test pulse	111	IV	pulses or test times	repetition time		Impedance
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100 V	-150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75 V	+100 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6 V	-7 V	1 pulse			100 ms, 0.01 Ω
5b <sup>(2)</sup>	+65 V	+87 V	1 pulse			400 ms, 2 $\Omega$

 Table 11.
 Electrical transient requirements (part 1)

 Table 12.
 Electrical transient requirements (part 2)

ISO 7637-2:	Test level r	Test level results <sup>(1)</sup>				
2004(E) Test pulse	Ш	IV				
1	С	С				
2a	С	С				
3a	С	С				
3b	С	С				
4	С	С				
5b <sup>(2)</sup>	С	С				

1. The above test levels must be considered referred to V<sub>CC</sub> = 13.5 V except for pulse 5b

2. Valid in case of external load dump clamp: 40 V maximum referred to ground.


Table 13.	Electrical	transient	requirements	(part 3)
-----------	------------	-----------	--------------	----------


Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.




### 2.4 Waveforms

Figure	10.	Normal	operation
--------	-----	--------	-----------














Figure 12. Intermittent overload








### 2.5 Electrical characteristics curves



Figure 15. High-level input current











Figure 18. High-level input voltage














Figure 20. ON-state resistance vs.  $T_{case}$  Figure 21. ON-state resistance vs.  $V_{CC}$ 














20/34



Figure 26. High-level CS\_DIS voltage

Figure 27. CS\_DIS voltage clamp






Figure 28. Low-level CS\_DIS voltage





## **3** Application information





### 3.1 GND protection network against reverse battery

#### 3.1.1 Solution 1: resistor in the ground line (R<sub>GND</sub> only)

This can be used with any type of load.

The following is an indication on how to dimension the  $\mathsf{R}_{\mathsf{GND}}$  resistor.

- 1.  $R_{GND} \leq 600 \text{ mV} / (I_{S(on)max}).$
- 2.  $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in  $R_{GND}$  (when  $V_{CC} < 0$ : during reverse battery situations) is:

#### **Equation 1**

$$P_{\rm D} = (-V_{\rm CC})^2 / R_{\rm GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum ON-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the  $R_{GND}$  produces a shift ( $I_{S(on)max} * R_{GND}$ ) in the input thresholds and the status output



values. This shift varies depending on how many devices are ON in the case of several high-side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see Section 3.1.2: Solution 2: a diode (DGND) in the ground line).

#### 3.1.2 Solution 2: a diode (D<sub>GND</sub>) in the ground line

A resistor ( $R_{GND}$  = 1 k $\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift ( $\approx$ 600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift not varies if more than one HSD shares the same diode/resistor network.

### 3.2 Load dump protection

 $D_{ld}$  is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the  $V_{CC}$  max DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

### 3.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins is pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the microcontroller I/O pins to latch-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (input levels compatibility) with the latch-up limit of microcontroller I/Os.

#### **Equation 2**

$$V_{CCpeak} / I_{latchup} \le R_{prot} \le (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For V<sub>CCpeak</sub> = - 100 V, I<sub>latchup</sub>  $\ge$  20 mA, V<sub>OHµC</sub>  $\ge$  4.5 V

5 k $\Omega \le R_{\text{prot}} \le 180 \text{ k}\Omega.$ 

Recommended values:  $R_{prot} = 10 \text{ k}\Omega$ ,  $C_{EXT} = 10 \text{ nF}$ .



### 3.4 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 30: Current sense and diagnostic*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a know ration K<sub>X</sub>. The current I<sub>SENSE</sub> can be easily converted to a voltage V<sub>SENSE</sub> by means of an external resistor R<sub>SENSE</sub>. Linearity between I<sub>OUT</sub> and V<sub>SENSE</sub> is ensured up to 5 V minimum (see parameter V<sub>SENSE</sub> in *Table 9: Current sense (8 V < VCC < 18 V)*). The current sense accuracy depends on the output current (refer to current sense electrical characteristics *Table 9: Current sense (8 V < VCC < 18 V)*).
- Diagnostic flag in fault conditions, delivering a fixed voltage V<sub>SENSEH</sub> up to a maximum current I<sub>SENSEH</sub> in case of the following fault conditions (refer to *Table 10: Truth table*):
  - Power limitation activation
  - Overtemperature

A logic high-level on CS\_DIS pin sets at the same time all the current sense pins of the devices in a high-impedance-state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.




Figure 30. Current sense and diagnostic

24/34

## 3.5 Maximum demagnetization energy (V<sub>CC</sub> = 13.5 V)




Figure 31. Maximum turn-off current versus inductance (for each channel)<sup>(1)</sup>

1. Values are generated with  $R_L = 0 \Omega$ .


In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.




## 4 Package and PCB thermal data

### 4.1 SO-8 thermal data

### Figure 32. SO-8 PC board<sup>(1)</sup>



1. Layout condition of R<sub>th</sub> and Z<sub>th</sub> measurements (PCB: FR4 area = 4.8 mm x 4.8 mm, PCB thickness = 2 mm, Cu thickness = 35  $\mu$ m, Copper areas: from minimum pad lay-out to 2 cm<sup>2</sup>).












Figure 34. SO-8 thermal impedance junction ambient single pulse

Equation 3: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1-\delta)$$

where  $\delta = t_P/T$ 





1. The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.



Area/island (cm <sup>2</sup> )	Footprint	2
R1 (°C/W)	1.2	
R2 (°C/W)	6	
R3 (°C/W)	3.5	
R4 (°C/W)	21	
R5 (°C/W)	16	
R6 (°C/W)	58	28
C1 (W.s/°C)	0.0008	
C2 (W.s/°C)	0.0016	
C3 (W.s/°C)	0.0075	
C4 (W.s/°C)	0.045	
C5 (W.s/°C)	0.35	
C6 (W.s/°C)	1.05	25

Table 14.Thermal parameters

28/34




# 5 Package and packing information

## 5.1 ECOPACK<sup>®</sup>

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <u>www.st.com</u>. ECOPACK<sup>®</sup> is an ST trademark.

## 5.2 Package mechanical data







Dim.	mm.		
	Min.	Тур.	Max.
А			1.75
a1	0.1		0.25
a2			1.65
a3	0.65		0.85
b	0.35		0.48
b1	0.19		0.25
С	0.25		0.5
c1	45 (typ.)		
D	4.8		5
E	5.8		6.2
e		1.27	
e3		3.81	
F	3.8		4
L	0.4		1.27
М			0.6
S		8 (max.)	·
L1	0.8		1.2


Table 15. SO-8 mechanical data

30/34




### 5.3 Packing information

#### Figure 37. SO-8 tube shipment (no suffix)







57

# 6 Order codes

Table 16.Device summary

Package	Order codes	
	Tube	Tape and reel
SO-8	VN5E160MS-E	VN5E160MSTR-E



# 7 Revision history

#### Table 17. Document revision history

Date	Revision	Changes
10-Jun-2009	1	Initial release.
25-Jan-2010	2	Updated Table 9: Current sense (8 V < VCC < 18 V).
26-May-2011	3	Table 9: Current sense (8 V < VCC < 18 V):- t <sub>DSENSE2H</sub> : updated typical and maximum values
19-Sep-2013	4	Updated Disclaimer.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

34/34

