

- 1 x CAN (2.0B active)
- 2 x SDMMCs
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and on-chip Hi-speed PHY or ULPI depending on the product
- True random number generator
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F722xx	STM32F722IE, STM32F722ZE, STM32F722VE, STM32F722RE, STM32F722IC, STM32F722ZC, STM32F722VC, STM32F722RC
STM32F723xx	STM32F723IE, STM32F723ZE, STM32F723VE, STM32F723IC, STM32F723ZC

Contents

1	Description	9
1.1	Full compatibility throughout the family	12
1.2	STM32F723xx versus STM32F722xx LQFP144/LQFP176 packages: ..	14
2	Functional overview	16
2.1	ARM® Cortex®-M7 with FPU	16
2.2	Memory protection unit	16
2.3	Embedded Flash memory	17
2.4	CRC (cyclic redundancy check) calculation unit	17
2.5	Embedded SRAM	17
2.6	AXI-AHB bus matrix	18
2.7	DMA controller (DMA)	19
2.8	Flexible memory controller (FMC)	20
2.9	Quad-SPI memory interface (QUADSPI)	20
2.10	Nested vectored interrupt controller (NVIC)	21
2.11	External interrupt/event controller (EXTI)	21
2.12	Clocks and startup	21
2.13	Boot modes	22
2.14	Power supply schemes	22
2.15	Power supply supervisor	24
	2.15.1 Internal reset ON	24
	2.15.2 Internal reset OFF	24
2.16	Voltage regulator	26
	2.16.1 Regulator ON	26
	2.16.2 Regulator OFF	27
	2.16.3 Regulator ON/OFF and internal reset ON/OFF availability	30
2.17	Real-time clock (RTC), backup SRAM and backup registers	30
2.18	Low-power modes	31
2.19	V _{BAT} operation	32
2.20	Timers and watchdogs	32
	2.20.1 Advanced-control timers (TIM1, TIM8)	34
	2.20.2 General-purpose timers (TIMx)	34

2.20.3	Basic timers TIM6 and TIM7	34
2.20.4	Low-power timer (LPTIM1)	35
2.20.5	Independent watchdog	35
2.20.6	Window watchdog	35
2.20.7	SysTick timer	35
2.21	Inter-integrated circuit interface (I ² C)	36
2.22	Universal synchronous/asynchronous receiver transmitters (USART)	37
2.23	Serial peripheral interface (SPI)/inter-integrated sound interfaces (I2S)	38
2.24	Serial audio interface (SAI)	38
2.25	Audio PLL (PLLI2S)	39
2.26	Audio PLL (PLLSAI)	39
2.27	SD/SDIO/MMC card host interface (SDMMC)	39
2.28	Controller area network (bxCAN)	39
2.29	Universal serial bus on-the-go full-speed (OTG_FS)	40
2.30	Universal serial bus on-the-go high-speed (OTG_HS)	40
2.30.1	Universal Serial Bus controller on-the-go High-Speed PHY controller (USBPHYC) only on STM32F723xx devices.	41
2.31	Random number generator (RNG)	41
2.32	General-purpose input/outputs (GPIOs)	41
2.33	Analog-to-digital converters (ADCs)	41
2.34	Temperature sensor	42
2.35	Digital-to-analog converter (DAC)	42
2.36	Serial wire JTAG debug port (SWJ-DP)	42
2.37	Embedded Trace Macrocell™	43
3	Pinouts and pin description	44
4	Memory mapping	96
5	Package information	101
5.1	LQFP64 – 10 x 10 mm, low-profile quad flat package information	101
5.2	LQFP100, 14 x 14 mm low-profile quad flat package information	103
5.3	LQFP144, 20 x 20 mm low-profile quad flat package information	105
5.4	LQFP176 24 x 24 mm low-profile quad flat package information	107
5.5	UFPGA144 package information	110

5.6	UFBGA 176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid array package information	112
5.7	WLCSP100 - 0.4 mm pitch wafer level chip scale package information ..	114
5.8	Thermal characteristics	117
6	Ordering information	118
	Appendix A Recommendations when using internal reset OFF	119
A.1	Operating conditions	119
	Revision history	120

List of tables

Table 1.	Device summary	2
Table 2.	STM32F722xx and STM32F723xx features and peripheral counts	10
Table 3.	Voltage regulator configuration mode versus device operating mode	27
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	30
Table 5.	Voltage regulator modes in stop mode	31
Table 6.	Timer feature comparison	33
Table 7.	I2C implementation	36
Table 8.	USART implementation	37
Table 9.	Legend/abbreviations used in the pinout table	54
Table 10.	STM32F722xx and STM32F723xx pin and ball definition	55
Table 11.	FMC pin definition	82
Table 12.	STM32F722xx and STM32F723xx alternate function mapping	85
Table 13.	STM32F722xx and STM32F723xx register boundary addresses	97
Table 14.	LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data	101
Table 15.	LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data	103
Table 16.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data	105
Table 17.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data	107
Table 18.	UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data	110
Table 19.	UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)	111
Table 20.	UFBGA176+25, 10 x 10 x 0.65 mm ultra thin fine-pitch ball grid array package mechanical data	112
Table 21.	UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)	113
Table 22.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package mechanical data	115
Table 23.	WLCSP100 recommended PCB design rules (0.4 mm pitch)	116
Table 24.	Ordering information scheme	118
Table 25.	Limitations depending on the operating power supply range	119
Table 26.	Document revision history	120

List of figures

Figure 1.	Compatible board design for LQFP100 package	12
Figure 2.	Compatible board design for LQFP64 package	13
Figure 3.	Compatible board design for LQFP144 package	14
Figure 4.	Compatible board design for LQFP176 package	14
Figure 5.	STM32F722xx and STM32F723xx block diagram	15
Figure 6.	STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture ⁽¹⁾	18
Figure 7.	VDDUSB connected to VDD power supply	23
Figure 8.	VDDUSB connected to external power supply	23
Figure 9.	Power supply supervisor interconnection with internal reset OFF	25
Figure 10.	PDR_ON control with internal reset OFF	25
Figure 11.	Regulator OFF	28
Figure 12.	Startup in regulator OFF: slow V_{DD} slope - power-down reset risen after V_{CAP_1}/V_{CAP_2} stabilization	29
Figure 13.	Startup in regulator OFF mode: fast V_{DD} slope - power-down reset risen before V_{CAP_1}/V_{CAP_2} stabilization	29
Figure 14.	STM32F722xx LQFP64 pinout	44
Figure 15.	STM32F722xx LQFP100 pinout	45
Figure 16.	STM32F723xx WLCSP100 ballout (with OTG PHY HS)	46
Figure 17.	STM32F722xx LQFP144 pinout	47
Figure 18.	STM32F723xx LQFP144 pinout	48
Figure 19.	STM32F723xx UFBGA144 ballout (with OTG PHY HS)	49
Figure 20.	STM32F722xx LQFP176 pinout	50
Figure 21.	STM32F723xx LQFP176 pinout	51
Figure 22.	STM32F723xx UFBGA176 ballout	52
Figure 23.	STM32F723xx UFBGA176 ballout (with OTG PHY HS)	53
Figure 24.	Memory map	96
Figure 25.	LQFP64 – 10 x 10 mm, low-profile quad flat package outline	101
Figure 26.	LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint	102
Figure 27.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	103
Figure 28.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint	104
Figure 29.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	105
Figure 30.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package recommended footprint	106
Figure 31.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline	107
Figure 32.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package recommended footprint	109
Figure 33.	UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline	110
Figure 34.	UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint	111
Figure 35.	UFBGA 176+25, 10 x 10 x 0.65 mm ultra thin fine-pitch ball grid array package outline	112
Figure 36.	UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array package recommended footprint	113
Figure 37.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package outline	114
Figure 38.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale	

package recommended footprint 116



1 Description

The STM32F722xx and STM32F723xx devices are based on the high-performance ARM® Cortex®-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex®-M7 core features a single floating point unit (SFPU) precision which supports ARM® single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F722xx and STM32F723xx devices incorporate high-speed embedded memories with a Flash memory up to 512 Kbytes, 256 Kbytes of SRAM (including 64 Kbytes of data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.

All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, thirteen general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces.

- Up to three I²Cs
- Five SPIs, three I²Ss in half duplex mode. To achieve the audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI in the STM32F722xx devices and with the integrated HS PHY in the STM32F723xx devices)
- One CAN
- Two SAI serial audio interfaces
- Two SDMMC host interfaces

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface. Refer to [Table 2: STM32F722xx and STM32F723xx features and peripheral counts](#) for the list of peripherals available on each part number.

The STM32F722xx and STM32F723xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for the USB (OTG_FS and OTG_HS) and the SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 and LQFP64 for a greater power supply choice.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor (refer to [Section 2.15.2: Internal reset OFF](#)). A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F722xx and STM32F723xx devices offer devices in 7 packages ranging from 64 pins to 176 pins. The set of included peripherals changes with the device chosen.

These features make the STM32F722xx and STM32F723xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control,
- Medical equipment,
- Industrial applications: PLC, inverters, circuit breakers,
- Printers, and scanners,
- Alarm systems, video intercom, and HVAC,
- Home audio appliances,
- Mobile applications, Internet of Things,
- Wearable devices: smartwatches.

Figure 5 shows the general block diagram of the device family

Table 2. STM32F722xx and STM32F723xx features and peripheral counts

Peripherals		STM32F72xRx		STM32F72xVx		STM32F72xZx		STM32F72xIx	
Flash memory in Kbytes		256	512	256	512	256	512	256	512
SRAM in Kbytes	System	256(176+16+64)							
	Instruction	16							
	Backup	4							
FMC memory controller		No		Yes ⁽¹⁾					
Quad-SPI		Yes							
Timers	General-purpose	10 ⁽²⁾							
	Advanced-control	2							
	Basic	2							
	Low-power	No		1					
Random number generator		Yes							
Communication interfaces	SPI / I ² S	3/3 (simplex) ⁽³⁾		4/3 (simplex) ⁽³⁾		5/3 (simplex) ⁽³⁾			
	I ² C	3							
	USART/UART	4/2		4/4					
	USB OTG FS	Yes							
	USB OTG HS ⁽⁴⁾	Yes							
	USB OTG PHY HS controller (USBPHYC)	No		Yes ⁽¹⁰⁾					
	CAN	1							
	SAI	2							
	SDMMC1	Yes							
	SDMMC2	No		Yes ⁽⁵⁾⁽⁶⁾					
GPIOs		50		82 in STM32F722xx 79 in STM32F723xx		114 in STM32F722xx 112 in STM32F723xx		140 in STM32F722xx 138 in STM32F723xx	
12-bit ADC		3							
Number of channels		16				24			
12-bit DAC		Yes							
Number of channels		2							
Maximum CPU frequency		216 MHz ⁽⁷⁾							

Table 2. STM32F722xx and STM32F723xx features and peripheral counts (continued)

Peripherals	STM32F72xRx	STM32F72xVx	STM32F72xZx	STM32F72xLx
Operating voltage	1.7 to 3.6 V ⁽⁸⁾			
Operating temperatures	Ambient temperatures: -40 to +85 °C / -40 to +105 °C			
	Junction temperature: -40 to + 125 °C			
Package	LQFP64 ⁽⁹⁾	LQFP100 ⁽⁹⁾ WLCSP100 ⁽¹⁰⁾	LQFP144 UFBGA144 ⁽¹⁰⁾	UFBGA176 LQFP176

1. For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.
2. On the STM32F723xx device packages, except the 176-pin ones, the TIM12 is not available, so there are 9 general-purpose timers.
3. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I²S audio mode.
4. USB OTG HS with the ULPI on the STM32F722xx devices and with integrated HS PHY on the STM32F723xx devices.
5. The SDMMC2 supports a dedicated power rail for clock, command and data 0..4 lines, feature available starting from 144 pin package.
6. The SDMMC2 is not available on the STM32F723Vx devices.
7. 216 MHz maximum frequency for - 40°C to + 85°C ambient temperature range (200 MHz maximum frequency for - 40°C to + 105°C ambient temperature range).
8. V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to [Section 2.15.2: Internal reset OFF](#)).
9. Available only on the STM32F722xx devices.
10. Available only on the STM32F723xx devices.


1.1 Full compatibility throughout the family

The STM32F722xx devices are fully pin-to-pin, compatible with the STM32F7x5xx, STM32F7x6xx, STM32F7x7xx devices.

The STM32F722xx devices are fully pin-to-pin, compatible with the STM32F4xxxx devices, allowing the user to try different peripherals, and reaching higher performances (higher frequency) for a greater degree of freedom during the development cycle.


Figure 1 and Figure 2 give compatible board designs between the STM32F722xx and STM32F4xx families.

Figure 1. Compatible board design for LQFP100 package



MSv41001V2

Figure 2. Compatible board design for LQFP64 package



The STM32F722xx LQFP144, UFBGA176 and LQFP176 packages are fully pin to pin compatible with the STM32F4xx devices.

1.2 STM32F723xx versus STM32F722xx LQFP144/LQFP176 packages:

Figure 3. Compatible board design for LQFP144 package




Figure 4. Compatible board design for LQFP176 package





Figure 5. STM32F722xx and STM32F723xx block diagram



1. The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.



MSv41012V3

2. Available only on the STM32F723xx devices.

2 Functional overview

2.1 ARM[®] Cortex[®]-M7 with FPU

The ARM[®] Cortex[®]-M7 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex[®]-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard caches (8 Kbytes of I-cache and 8 Kbytes of D-cache)
- 64-bit AXI4 interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The processor supports the following memory interfaces:

- Tightly Coupled Memory (TCM) interface.
- Harvard instruction and data caches and AXI master (AXIM) interface.
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It supports single precision FPU (floating point unit), speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 5 shows the general block diagram of the STM32F722xx and STM32F723xx family.

Note: Cortex[®]-M7 with FPU core is binary compatible with the Cortex[®]-M4 core.

2.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

2.3 Embedded Flash memory

The STM32F722xx and STM32F723xx devices embed a Flash memory of up to 512 Kbytes available for storing programs and data.

The flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: No access (read, erase, program) to the Flash memory or backup SRAM can be performed while the debug feature is connected or while booting from RAM or system memory bootloader
 - Level 2: debug/chip read protection disabled.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): Flash memory user sectors (0 to 7) can be protected against D-bus read accesses by using the proprietary readout protection (PCROP). The protected area is execute-only.

2.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.5 Embedded SRAM

All the devices feature:

- System SRAM up to 256 Kbytes:
 - SRAM1 on AHB bus Matrix: 176 Kbytes
 - SRAM2 on AHB bus Matrix: 16 Kbytes
 - DTCM-RAM on TCM interface (Tightly Coupled Memory interface): 64 Kbytes for critical real-time data.
- Instruction RAM (ITCM-RAM) 16 Kbytes:
 - It is mapped on TCM interface and reserved only for CPU Execution/Instruction useful for critical real-time routines.

The Data TCM RAM is accessible by the GP-DMA's and peripheral DMA's through the specific AHB slave of the CPU. The instruction TCM RAM is reserved only for CPU. It is accessed at CPU clock speed with 0 wait states.


- 4 Kbytes of backup SRAM
This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

2.6 AXI-AHB bus matrix

The STM32F722xx and STM32F723xx system architecture is based on 2 sub-systems:

- An AXI to multi-AHB bridge converting AXI4 protocol to AHB-Lite protocol:
 - 3x AXI to 32-bit AHB bridges connected to AHB bus matrix
 - 1x AXI to 64-bit AHB bridge connected to the embedded Flash memory
- A multi-AHB Bus-Matrix
 - The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, USB HS) and the slaves (Flash memory, RAM, FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 6. STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture⁽¹⁾



1. The above figure has large wires for 64-bits bus and thin wires for 32-bits bus.

2.7 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. The configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I²S
- I²C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDMMC
- ADC
- SAI
- Quad-SPI

2.8 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) memories
- 8-, 16-, 32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is HCLK/2

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

2.9 Quad-SPI memory interface (QUADSPI)

All the devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual or Quad-SPI Flash memories. It can work in:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes of external Flash are memory mapped, supporting 8, 16 and 32-bit access. The code execution is supported.

The opcode and the frame format are fully programmable. Communication can be either in Single Data Rate or Dual Data Rate.

2.10 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 110 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

2.11 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 140 GPIOs in the STM32F722xx devices (138 GPIOs in the STM32F723xx devices) can be connected to the 16 external interrupt lines.

2.12 Clocks and startup

On reset the 16 MHz internal HSI RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 216 MHz. Similarly, a full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 216 MHz while the maximum frequency of the high-speed APB domains is 108 MHz. The maximum allowed frequency of the low-speed APB domain is 54 MHz.

The devices embed two dedicated PLL (PLL12S and PLLSAI) which allow to achieve audio class performance. In this case, the I²S and SAI master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

The STM32F723xx devices embed two PLLs inside the PHY HS controller: PHYPLL1 and PHYPLL2. The PHYPLL1 allows to output 60 MHz used as an input for PHYPLL2 which itself allows to generate the 480 Mbps in the USB OTG High Speed mode.

The PHYPLL1 has as input HSE clock.

2.13 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF which includes:

- All Flash address space mapped on ITCM or AXIM interface
- All RAM address space: ITCM, DTCM RAMs and SRAMs mapped on AXIM interface
- The System memory bootloader

The boot loader is located in system memory. It is used to reprogram the Flash memory through a serial interface.

2.14 Power supply schemes

- $V_{DD} = 1.7$ to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V_{DD} pins.
- V_{SSA} , $V_{DDA} = 1.7$ to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- $V_{BAT} = 1.65$ to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Note: The V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to [Section 2.15.2: Internal reset OFF](#)). Refer to [Table 3: Voltage regulator configuration mode versus device operating mode](#) to identify the packages supporting this option.

- The $V_{DDSDMMC}$ can be connected either to V_{DD} or an external independent power supply (1.8 to 3.6V) for the SDMMC2 pins (clock, command, and 4-bit data). For example, when the device is powered at 1.8V, an independent power supply 2.7V can be connected to $V_{DDSDMMC}$. When the $V_{DDSDMMC}$ is connected to a separated power supply, it is independent from V_{DD} or V_{DDA} but it must be the last supply to be provided and the first to disappear. The following conditions $V_{DDSDMMC}$ must be respected:
 - During the power-on phase ($V_{DD} < V_{DD_MIN}$), $V_{DDSDMMC}$ should be always lower than V_{DD}
 - During the power-down phase ($V_{DD} < V_{DD_MIN}$), $V_{DDSDMMC}$ should be always lower than V_{DD}
 - The $V_{DDSDMMC}$ rising and falling time rate specifications must be respected (see [Table 20](#) and [Table 21](#))
 - In the operating mode phase, $V_{DDSDMMC}$ could be lower or higher than V_{DD} : All associated GPIOs powered by $V_{DDSDMMC}$ are operating between $V_{DDSDMMC_MIN}$ and $V_{DDSDMMC_MAX}$.
- The V_{DDUSB} can be connected either to V_{DD} or an external independent power supply (3.0 to 3.6V) for USB transceivers (refer to [Figure 7](#) and [Figure 8](#)). For example, when the device is powered at 1.8V, an independent power supply 3.3V can be connected to the V_{DDUSB} . When the V_{DDUSB} is connected to a separated power supply, it is independent from V_{DD} or V_{DDA} but it must be the last supply to be provided and the first to disappear. The following conditions V_{DDUSB} must be respected:
 - During the power-on phase ($V_{DD} < V_{DD_MIN}$), V_{DDUSB} should be always lower than V_{DD}
 - During the power-down phase ($V_{DD} < V_{DD_MIN}$), V_{DDUSB} should be always lower

than V_{DD}

- The V_{DDUSB} rising and falling time rate specifications must be respected
- In the operating mode phase, V_{DDUSB} could be lower or higher than V_{DD} :
 - If the USB (USB OTG_HS/OTG_FS) is used, the associated GPIOs powered by V_{DDUSB} are operating between V_{DDUSB_MIN} and V_{DDUSB_MAX} .
 - The V_{DDUSB} supplies both USB transceiver (USB OTG_HS and USB OTG_FS). If only one USB transceiver is used in the application, the GPIOs associated to the other USB transceiver are still supplied by V_{DDUSB} .
 - If the USB (USB OTG_HS/OTG_FS) is not used, the associated GPIOs powered by V_{DDUSB} are operating between V_{DD_MIN} and V_{DD_MAX} .

Figure 7. V_{DDUSB} connected to V_{DD} power supply





Figure 8. V_{DDUSB} connected to external power supply



On the STM32F7x3xx devices, the USB OTG HS sub-system uses an additional power supply pin:

- The VDD12OTGHS pin is the output of PHY HS regulator (1.2V). An external capacitor of 2.2 μ F must be connected on the VDD12OTGHS pin.

2.15 Power supply supervisor

2.15.1 Internal reset ON

On packages embedding the PDR_ON pin, the power supply supervisor is enabled by holding PDR_ON high. On the other packages, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for an external reset circuit.


The device also features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

2.15.2 Internal reset OFF

This feature is available only on packages featuring the PDR_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled through the PDR_ON pin.

An external power supply supervisor should monitor V_{DD} and NRST and should maintain the device in reset mode as long as V_{DD} is below a specified threshold. PDR_ON should be connected to V_{SS} . Refer to [Figure 9: Power supply supervisor interconnection with internal reset OFF](#).

Figure 9. Power supply supervisor interconnection with internal reset OFF



The V_{DD} specified threshold, below which the device must be maintained under reset, is 1.7 V (see [Figure 10](#)).


A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PVD) is disabled
- V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD}.

All packages, except for the LQFP100, allow to disable the internal reset through the PDR_ON signal when connected to V_{SS}.

Figure 10. PDR_ON control with internal reset OFF



2.16 Voltage regulator

The regulator has four operating modes:

- Regulator ON
 - Main regulator mode (MR)
 - Low power regulator (LPR)
 - Power-down
- Regulator OFF

2.16.1 Regulator ON

On packages embedding the BYPASS_REG pin, the regulator is enabled by holding BYPASS_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR mode used in Run/sleep modes or in Stop modes
 - In Run/Sleep modes

The MR mode is used either in the normal mode (default mode) or the over-drive mode (enabled by software). Different voltages scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption. The over-drive mode allows operating at a higher frequency than the normal mode for a given voltage scaling.
 - In Stop modes

The MR can be configured in two ways during stop mode:
MR operates in normal mode (default mode of MR in stop mode)
MR operates in under-drive mode (reduced leakage mode).
- LPR is used in the Stop modes:

The LP regulator mode is configured by software when entering Stop mode. Like the MR mode, the LPR can be configured in two ways during stop mode:

 - LPR operates in normal mode (default mode when LPR is ON)
 - LPR operates in under-drive mode (reduced leakage mode).
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Refer to [Table 3](#) for a summary of voltage regulator modes versus device operating modes.

The V_{CAP_1} and V_{CAP_2} pins must be connected to $2 \times 2.2 \mu\text{F}$, $\text{ESR} < 2 \Omega$ (or $1 \times 4.7 \mu\text{F}$, ESR between 0.1Ω and 0.2Ω if only the V_{CAP_1} pin is provided (on LQFP64 package)).

All the packages have the regulator ON feature.

Table 3. Voltage regulator configuration mode versus device operating mode⁽¹⁾

Voltage regulator configuration	Run mode	Sleep mode	Stop mode	Standby mode
Normal mode	MR	MR	MR or LPR	-
Over-drive mode ⁽²⁾	MR	MR	-	-
Under-drive mode	-	-	MR or LPR	-
Power-down mode	-	-	-	Yes

1. '-' means that the corresponding configuration is not available.
2. The over-drive mode is not available when $V_{DD} = 1.7$ to 2.1 V.

2.16.2 Regulator OFF

This feature is available only on packages featuring the BYPASS_REG pin. The regulator is disabled by holding BYPASS_REG high. The regulator OFF mode allows to supply externally a V_{12} voltage source through V_{CAP_1} and V_{CAP_2} pins.


Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. The two $2.2 \mu\text{F}$ ceramic capacitors should be replaced by two 100 nF decoupling capacitors.

When the regulator is OFF, there is no more internal monitoring on V_{12} . An external power supply supervisor should be used to monitor the V_{12} of the logic power domain. The PA0 pin should be used for this purpose, and act as power-on reset on V_{12} power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V_{12} logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The over-drive and under-drive modes are not available.
- The Standby mode is not available.

Figure 11. Regulator OFF




The following conditions must be respected:

- V_{DD} should always be higher than V_{CAP_1} and V_{CAP_2} to avoid current injection between power domains.
- If the time for V_{CAP_1} and V_{CAP_2} to reach V₁₂ minimum value is faster than the time for V_{DD} to reach 1.7 V, then PA0 should be kept low to cover both conditions: until V_{CAP_1} and V_{CAP_2} reach V₁₂ minimum value and until V_{DD} reaches 1.7 V (see [Figure 12](#)).
- Otherwise, if the time for V_{CAP_1} and V_{CAP_2} to reach V₁₂ minimum value is slower than the time for V_{DD} to reach 1.7 V, then $\overline{\text{PA0}}$ could be asserted low externally (see [Figure 13](#)).
- If V_{CAP_1} and V_{CAP_2} go below V₁₂ minimum value and V_{DD} is higher than 1.7 V, then a reset must be asserted on PA0 pin.

Note: The minimum value of V₁₂ depends on the maximum frequency targeted in the application.


Note: On the LQFP64 pin package, the V_{CAP_2} is not available.

Figure 12. Startup in regulator OFF: slow V_{DD} slope - power-down reset risen after V_{CAP_1}/V_{CAP_2} stabilization



1. This figure is valid whatever the internal reset mode (ON or OFF).

Figure 13. Startup in regulator OFF mode: fast V_{DD} slope - power-down reset risen before V_{CAP_1}/V_{CAP_2} stabilization



1. This figure is valid whatever the internal reset mode (ON or OFF).

2.16.3 Regulator ON/OFF and internal reset ON/OFF availability

Table 4. Regulator ON/OFF and internal reset ON/OFF availability

Package	Regulator ON	Regulator OFF	Internal reset ON	Internal reset OFF
LQFP64, LQFP100	Yes	No	Yes	No
LQFP144			Yes PDR_ON set to V _{DD}	Yes PDR_ON set to V _{SS}
LQFP176, UFBGA144, UFBGA176	Yes BYPASS_REG set to V _{SS}	Yes BYPASS_REG set to V _{DD}		

2.17 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V_{BAT} mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the V_{DD} supply when present or from the V_{BAT} pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator(LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes.

All the RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

2.18 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- **Sleep mode**

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

- **Stop mode**

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The voltage regulator can be put either in main regulator mode (MR) or in low-power mode (LPR). Both modes can be configured as follows (see [Table 5: Voltage regulator modes in stop mode](#)):

- Normal mode (default mode when MR or LPR is enabled)
- Under-drive mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup and the LPTIM1 asynchronous interrupt).

Table 5. Voltage regulator modes in stop mode

Voltage regulator configuration	Main regulator (MR)	Low-power regulator (LPR)
Normal mode	MR ON	LPR ON
Under-drive mode	MR in under-drive mode	LPR in under-drive mode

- **Standby mode**

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising or falling edge on one of the 6 WKUP pins (PA0, PA2, PC1, PC13, PI8, PI11), or an RTC alarm / wakeup / tamper /time stamp event occurs.

The Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

2.19 V_{BAT} operation

The V_{BAT} pin allows to power the device V_{BAT} domain from an external battery, an external supercapacitor, or from V_{DD} when no external battery and an external supercapacitor are present.

The V_{BAT} operation is activated when V_{DD} is not present.

The V_{BAT} pin supplies the RTC, the backup registers and the backup SRAM.

Note: When the microcontroller is supplied from V_{BAT} , external interrupts and RTC alarm/events do not exit it from V_{BAT} operation.

When PDR_ON pin is connected to V_{SS} (Internal Reset OFF), the V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD} .

2.20 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

[Table 6](#) compares the features of the advanced-control, general-purpose and basic timers.

Table 6. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary output	Max interface clock (MHz)	Max timer clock (MHz) ⁽¹⁾
Advanced -control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	108	216
General purpose	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	108	216
	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	108	216
	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	54	108/216
	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	54	108/216
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	54	108/216

1. The maximum timer clock is either 108 or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.

2.20.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

The TIM1 and TIM8 support independent DMA request generation.

2.20.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F722xx and STM32F723xx devices (see [Table 6](#) for differences).

- **TIM2, TIM3, TIM4, TIM5**

The STM32F722xx and STM32F723xx include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

- **TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14**

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

2.20.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

The TIM6 and TIM7 support independent DMA request generation.

2.20.4 Low-power timer (LPTIM1)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one-shot mode
- Selectable software / hardware input trigger
- Selectable clock source:
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

2.20.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

2.20.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

2.20.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

2.21 Inter-integrated circuit interface (I²C)

The device embeds 3 I²Cs. Refer to [Table 7: I2C implementation](#) for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBus™) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I²C communication speed to be independent from the PCLK reprogramming.
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I²C implementation

I ² C features ⁽¹⁾	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	X	X	X
Fast-mode (up to 400 kbit/s)	X	X	X
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	X	X	X
Programmable analog and digital noise filters	X	X	X
SMBus/PMBus hardware support	X	X	X
Independent clock	X	X	X

1. X: supported.

2.22 Universal synchronous/asynchronous receiver transmitters (USART)

The device embeds USARTs. Refer to [Table 8: USART implementation](#) for the features implementation.

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format.

The USART peripheral supports:

- Full-duplex asynchronous communications
- Configurable oversampling method by 16 or 8 to give flexibility between speed and clock tolerance
- Dual clock domain allowing convenient baud rate programming independent from the PCLK reprogramming
- A common programmable transmit and receive baud rate of up to 27 Mbit/s when USART clock source is system clock frequency (max is 216 MHz) and oversampling by 8 is used.
- Auto baud rate detection
- Programmable data word length (7 or 8 or 9 bits) word length
- Programmable data order with MSB-first or LSB-first shifting
- Programmable parity (odd, even, no parity)
- Configurable stop bits (1 or 1.5 or 2 stop bits)
- Synchronous mode and clock output for synchronous communications
- Single-wire half-duplex communications
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Multiprocessor communications
- LIN master synchronous break send capability and LIN slave break detection capability
- IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
- Smartcard mode (T=0 and T=1 asynchronous protocols for Smartcards as defined in the ISO/IEC 7816-3 standard)
- Support for Modbus communication

[Table 8](#) summarizes the implementation of all U(S)ARTs instances

Table 8. USART implementation

features ⁽¹⁾	USART1/2/3/6	UART4/5/7/8
Data Length	7, 8 and 9 bits	
Hardware flow control for modem	X	X
Continuous communication using DMA	X	X
Multiprocessor communication	X	X
Synchronous mode	X	-

Table 8. USART implementation (continued)

features ⁽¹⁾	USART1/2/3/6	UART4/5/7/8
Smartcard mode	X	-
Single-wire half-duplex communication	X	X
IrDA SIR ENDEC block	X	X
LIN mode	X	X
Dual clock domain	X	X
Receiver timeout interrupt	X	X
Modbus communication	X	X
Auto baud rate detection	X	X
Driver Enable	X	X

1. X: supported.

2.23 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I²S)

The devices feature up to five SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, and SPI5 can communicate at up to 50 Mbit/s, SPI2 and SPI3 can communicate at up to 25 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation. All the SPIs can be served by the DMA controller.

Three standard I²S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They can be operated in master or slave mode, in simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I²Sx can be served by the DMA controller.

2.24 Serial audio interface (SAI)

The devices embed two serial audio interfaces.

The serial audio interface is based on two independent audio subblocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I²S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both subblocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two sub-blocks can be configured in synchronous mode when full-duplex mode is required.

SAI1 and SAI2 can be served by the DMA controller

2.25 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I²S and SAI applications. It allows to achieve an error-free I²S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I²S/SAI sample rate change without disabling the main PLL (PLL) used for CPU and USB interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I²S/SAI flow with an external PLL (or Codec output).

2.26 Audio PLL (PLLSAI)

An additional PLL dedicated to audio is used for the SAI1 peripheral in case the PLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz) and the audio application requires both sampling frequencies simultaneously.

2.27 SD/SDIO/MMC card host interface (SDMMC)

SDMMC host interfaces are available, that support MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 50 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDMMC Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDMMC/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

The SDMMC can be served by the DMA controller

2.28 Controller area network (bxCAN)

The CAN is compliant with the 2.0A and B (active) specifications with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. The CAN has three transmit mailboxes, two receive FIFOs with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated to the CAN.

2.29 Universal serial bus on-the-go full-speed (OTG_FS)

The device embeds an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 1.28 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 12 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Internal FS OTG PHY support
- HNP/SNP/IP inside (no need for any external resistor)
- BCD support

For the OTG/Host modes, a power switch is needed in case bus-powered devices are connected

2.30 Universal serial bus on-the-go high-speed (OTG_HS)

The device embeds an USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 Mbit/s).

The STM32F722xx devices feature a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The STM32F723xx devices feature an integrated PHY HS.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- **For the STM32F722xx devices:** External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- **For the STM32F723xx devices:** Internal HS OTG PHY support.

- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

2.30.1 Universal Serial Bus controller on-the-go High-Speed PHY controller (USBPHYC) only on STM32F723xx devices.

The USB HS PHY controller:

- Sets the PHYPLL1/2 values for the PHY HS
- Sets the other controls on the PHY HS
- Controls and monitors the USB PHY's LDO

2.31 Random number generator (RNG)

All the devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

2.32 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allowing maximum I/O toggling up to 108 MHz.

2.33 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In the scan mode, an automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

2.34 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with the temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as V_{BAT} , ADC1_IN18, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and V_{BAT} conversion are enabled at the same time, only V_{BAT} conversion is performed.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

2.35 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Input voltage reference V_{REF+}

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

2.36 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.


2.37 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F722xx and STM32F723xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using the USB or any other high-speed channel. The real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. The TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.


3 Pinouts and pin description

Figure 14. STM32F722xx LQFP64 pinout




1. The above figure shows the package top view.

Figure 15. STM32F722xx LQFP100 pinout



1. The above figure shows the package top view.


Figure 16. STM32F723xx WLCSP100 ballout (with OTG PHY HS)



MSv42002V1


1. The above figure shows the package top view.

Figure 17. STM32F722xx LQFP144 pinout



1. The above figure shows the package top view.

Figure 18. STM32F723xx LQFP144 pinout



1. The above figure shows the package top view.


Figure 19. STM32F723xx UFBGA144 ballout (with OTG PHY HS)

	1	2	3	4	5	6	7	8	9	10	11	12
A	PC13	PE3	PE2	PE1	PE0	PB4	PB3	PD6	PD7	PA15	PA14	PA13
B	PC14- OSC32_IN	PE4	PE5	PE6	PB9	PB5	PG15	PG12	PD5	PC11	PC10	PA12
C	PC15- OSC32_OUT	VBAT	PF0	PF1	PB8	PB6	PG14	PG11	PD4	PC12	VDDUSB	PA11
D	PH0 - OSC_IN	VSS	VDD	PF2	BOOT0	PB7	PG13	PG10	PD3	PD1	PA10	PA9
E	PH1 - OSC_OUT	PF3	PF4	PF5	PDR_ON	VSS	VSS	PG9	PD2	PD0	PC9	PA8
F	NRST	PF7	PF6	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PC8	PC7
G	PF10	PF9	PF8	VSS	VDD	VDD	VDD	VSS	VCAP_2	VSS	PG8	PC6
H	PC0	PC1	PC2	PC3	BYPASS_ REG	VSS	VCAP_1	PE11	PD11	VDD12OTG HS	OTG_HS _REXT	PG5
J	VSSA	PA0	PA4	PC4	PB2	PG1	PE10	PE12	PD10	PG4	PG3	PG2
K	VREF-	PA1	PA5	PC5	PF13	PG0	PE9	PE13	PD9	PD13	PD14	PD15
L	VREF+	PA2	PA6	PB0	PF12	PF15	PE8	PE14	PD8	PD12	PB14	PB15
M	VDDA	PA3	PA7	PB1	PF11	PF14	PE7	PE15	PB10	PB11	PB12	PB13

MSv42000V1


1. The above figure shows the package top view.

Figure 20. STM32F722xx LQFP176 pinout




1. The above figure shows the package top view.

Figure 21. STM32F723xx LQFP176 pinout



1. The above figure shows the package top view.


Figure 22. STM32F723xx UFBGA176 ballout



MS39130V1

1. The above figure shows the package top view.

Figure 23. STM32F723xx UFBGA176 ballout (with OTG PHY HS)



MS42001V1

1. The above figure shows the package top view.

Table 9. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type	S	Supply pin
	I	Input only pin
	I/O	Input / output pin
I/O structure	FT	5 V tolerant I/O
	TTa	3.3 V tolerant I/O directly connected to ADC
	B	Dedicated BOOT pin
	RST	Bidirectional reset pin with weak pull-up resistor
Notes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset	
Alternate functions	Functions selected through GPIOx_AFR registers	
Additional functions	Functions directly selected/enabled through peripheral registers	

Table 10. STM32F722xx and STM32F723xx pin and ball definition

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP64		-					
LQFP100		1					
LQFP144		1					
UFBGA176		A2					
LQFP176		1					
WLCSP100		C9					
UFBGA176		A2					
UFBGA144		A3					
LQFP144		1					
LQFP176		1					
		2					
		3					
		4					
		5					
		1	I/O	FT	-	TRACECLK, SPI4_SCK, SAI1_MCLK_A, QUADSPI_BK1_IO2, FMC_A23, EVENTOUT	-
		2	I/O	FT	-	TRACED0, SAI1_SD_B, FMC_A19, EVENTOUT	-
		3	I/O	FT	-	TRACED1, SPI4_NSS, SAI1_FS_A, FMC_A20, EVENTOUT	-
		4	I/O	FT	-	TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A, FMC_A21, EVENTOUT	-
		5	I/O	FT	-	TRACED3, TIM1_BKIN2, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, SAI2_MCK_B, FMC_A22, EVENTOUT	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP4	LQFP100	VBAT	S	-	-	-	-
LQFP100	LQFP176	PI8	I/O	FT	(2) (3)	EVENTOUT	RTC_TAMP2/ RTC_TS, WKUP5
LQFP144	UFBGA176	PC13	I/O	FT	(2) (3)	EVENTOUT	RTC_TAMP1/ RTC_TS/ RTC_OUT, WKUP4
LQFP176	UFBGA176	PC14- OSC32_IN(PC1 4)	I/O	FT	(2) (3)	EVENTOUT	OSC32_IN
UFBGA176	UFBGA176	PC15- OSC32_OUT(P C15)	I/O	FT	(2) (3)	EVENTOUT	OSC32_OUT
WLCSP100	LQFP176	PI9	I/O	FT	-	UART4_RX, CAN1_RX, FMC_D30, EVENTOUT	-
UFBGA176	UFBGA176	PI10	I/O	FT	-	FMC_D31, EVENTOUT	-
LQFP144	LQFP176	PI11	I/O	FT	(4)	OTG_HS_ULPI_DIR, EVENTOUT	WKUP6



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP4	LQFP100						
	LQFP144						
	UFBGA176						
	LQFP176						
	WL CSP100						
	UFBGA176	F2	F2				
	UFBGA144						
	LQFP144						
	LQFP176						
		VSS	S	-	-	-	-
		VDD	S	-	-	-	-
		PF0	I/O	FT	-	I2C2_SDA, FMC_A0, EVENTOUT	-
		PF1	I/O	FT	-	I2C2_SCL, FMC_A1, EVENTOUT	-
		PF2	I/O	FT	-	I2C2_SMBA, FMC_A2, EVENTOUT	-
		PF3	I/O	FT	-	FMC_A3, EVENTOUT	ADC3_IN9
		PF4	I/O	FT	-	FMC_A4, EVENTOUT	ADC3_IN14
		PF5	I/O	FT	-	FMC_A5, EVENTOUT	ADC3_IN15
		VSS	S	-	-	-	-
		VDD	S	-	-	-	-
		PF6	I/O	FT	-	TIM10_CH1, SPI5_NSS, SAI1_SD_B, UART7_RX, QUADSPI_BK1_IO3, EVENTOUT	ADC3_IN4



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP4	LQFP100	-	-	-	-	TIM11_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_TX, QUADSPI_BK1_IO2, EVENTOUT	ADC3_IN5
LQFP144	LQFP176	19	K1	25	26		
UFBGA176	UFBGA176	K1	L3	26	27		
LQFP144	LQFP176	20	L3	26	27		
UFBGA176	UFBGA176	L3	L2	27	28		
LQFP100	WLCSP100	-	-	-	-		
UFBGA176	UFBGA176	K1	L1	28	29		
LQFP176	LQFP176	25	L1	28	29		
LQFP144	LQFP144	19	G1	22	23		
UFBGA176	UFBGA176	K1	D1	23	24		
LQFP176	LQFP176	25	E1	24	25		
LQFP144	LQFP144	20	H1	25	26		
UFBGA176	UFBGA176	L3	H1	26	27		
LQFP176	LQFP176	26	H10	27	28		
LQFP144	LQFP144	21	G10	28	29		
UFBGA176	UFBGA176	L2	H10	29	30		
LQFP176	LQFP176	27	H1	30	31		
LQFP144	LQFP144	21	G9	31	32		
UFBGA176	UFBGA176	L2	J1	31	32		
LQFP176	LQFP176	27	J1	32	33		
LQFP144	LQFP144	21	J1	32	33		
UFBGA176	UFBGA176	L2	J1	33	34		
LQFP176	LQFP176	27	J1	34	35		
LQFP144	LQFP144	21	J1	34	35		
UFBGA176	UFBGA176	L2	J1	35	36		
LQFP176	LQFP176	27	J1	36	37		
LQFP144	LQFP144	21	J1	36	37		
UFBGA176	UFBGA176	L2	J1	37	38		
LQFP176	LQFP176	27	J1	38	39		
LQFP144	LQFP144	21	J1	38	39		
UFBGA176	UFBGA176	L2	J1	39	40		
LQFP176	LQFP176	27	J1	40	41		
LQFP144	LQFP144	21	J1	40	41		
UFBGA176	UFBGA176	L2	J1	41	42		
LQFP176	LQFP176	27	J1	42	43		
LQFP144	LQFP144	21	J1	42	43		
UFBGA176	UFBGA176	L2	J1	43	44		
LQFP176	LQFP176	27	J1	44	45		
LQFP144	LQFP144	21	J1	44	45		
UFBGA176	UFBGA176	L2	J1	45	46		
LQFP176	LQFP176	27	J1	46	47		
LQFP144	LQFP144	21	J1	46	47		
UFBGA176	UFBGA176	L2	J1	47	48		
LQFP176	LQFP176	27	J1	48	49		
LQFP144	LQFP144	21	J1	48	49		
UFBGA176	UFBGA176	L2	J1	49	50		
LQFP176	LQFP176	27	J1	50	51		
LQFP144	LQFP144	21	J1	50	51		
UFBGA176	UFBGA176	L2	J1	51	52		
LQFP176	LQFP176	27	J1	52	53		
LQFP144	LQFP144	21	J1	52	53		
UFBGA176	UFBGA176	L2	J1	53	54		
LQFP176	LQFP176	27	J1	54	55		
LQFP144	LQFP144	21	J1	54	55		
UFBGA176	UFBGA176	L2	J1	55	56		
LQFP176	LQFP176	27	J1	56	57		
LQFP144	LQFP144	21	J1	56	57		
UFBGA176	UFBGA176	L2	J1	57	58		
LQFP176	LQFP176	27	J1	58	59		
LQFP144	LQFP144	21	J1	58	59		
UFBGA176	UFBGA176	L2	J1	59	60		
LQFP176	LQFP176	27	J1	60	61		
LQFP144	LQFP144	21	J1	60	61		
UFBGA176	UFBGA176	L2	J1	61	62		
LQFP176	LQFP176	27	J1	62	63		
LQFP144	LQFP144	21	J1	62	63		
UFBGA176	UFBGA176	L2	J1	63	64		
LQFP176	LQFP176	27	J1	64	65		
LQFP144	LQFP144	21	J1	64	65		
UFBGA176	UFBGA176	L2	J1	65	66		
LQFP176	LQFP176	27	J1	66	67		
LQFP144	LQFP144	21	J1	66	67		
UFBGA176	UFBGA176	L2	J1	67	68		
LQFP176	LQFP176	27	J1	68	69		
LQFP144	LQFP144	21	J1	68	69		
UFBGA176	UFBGA176	L2	J1	69	70		
LQFP176	LQFP176	27	J1	70	71		
LQFP144	LQFP144	21	J1	70	71		
UFBGA176	UFBGA176	L2	J1	71	72		
LQFP176	LQFP176	27	J1	72	73		
LQFP144	LQFP144	21	J1	72	73		
UFBGA176	UFBGA176	L2	J1	73	74		
LQFP176	LQFP176	27	J1	74	75		
LQFP144	LQFP144	21	J1	74	75		
UFBGA176	UFBGA176	L2	J1	75	76		
LQFP176	LQFP176	27	J1	76	77		
LQFP144	LQFP144	21	J1	76	77		
UFBGA176	UFBGA176	L2	J1	77	78		
LQFP176	LQFP176	27	J1	78	79		
LQFP144	LQFP144	21	J1	78	79		
UFBGA176	UFBGA176	L2	J1	79	80		
LQFP176	LQFP176	27	J1	80	81		
LQFP144	LQFP144	21	J1	80	81		
UFBGA176	UFBGA176	L2	J1	81	82		
LQFP176	LQFP176	27	J1	82	83		
LQFP144	LQFP144	21	J1	82	83		
UFBGA176	UFBGA176	L2	J1	83	84		
LQFP176	LQFP176	27	J1	84	85		
LQFP144	LQFP144	21	J1	84	85		
UFBGA176	UFBGA176	L2	J1	85	86		
LQFP176	LQFP176	27	J1	86	87		
LQFP144	LQFP144	21	J1	86	87		
UFBGA176	UFBGA176	L2	J1	87	88		
LQFP176	LQFP176	27	J1	88	89		
LQFP144	LQFP144	21	J1	88	89		
UFBGA176	UFBGA176	L2	J1	89	90		
LQFP176	LQFP176	27	J1	90	91		
LQFP144	LQFP144	21	J1	90	91		
UFBGA176	UFBGA176	L2	J1	91	92		
LQFP176	LQFP176	27	J1	92	93		
LQFP144	LQFP144	21	J1	92	93		
UFBGA176	UFBGA176	L2	J1	93	94		
LQFP176	LQFP176	27	J1	94	95		
LQFP144	LQFP144	21	J1	94	95		
UFBGA176	UFBGA176	L2	J1	95	96		
LQFP176	LQFP176	27	J1	96	97		
LQFP144	LQFP144	21	J1	96	97		
UFBGA176	UFBGA176	L2	J1	97	98		
LQFP176	LQFP176	27	J1	98	99		
LQFP144	LQFP144	21	J1	98	99		
UFBGA176	UFBGA176	L2	J1	99	100		
LQFP176	LQFP176	27	J1	100	101		
LQFP144	LQFP144	21	J1	100	101		
UFBGA176	UFBGA176	L2	J1	101	102		
LQFP176	LQFP176	27	J1	102	103		
LQFP144	LQFP144	21	J1	102	103		
UFBGA176	UFBGA176	L2	J1	103	104		
LQFP176	LQFP176	27	J1	104	105		
LQFP144	LQFP144	21	J1	104	105		
UFBGA176	UFBGA176	L2	J1	105	106		
LQFP176	LQFP176	27	J1	106	107		
LQFP144	LQFP144	21	J1	106	107		
UFBGA176	UFBGA176	L2	J1	107	108		
LQFP176	LQFP176	27	J1	108	109		
LQFP144	LQFP144	21	J1	108	109		
UFBGA176	UFBGA176	L2	J1	109	110		
LQFP176	LQFP176	27	J1	110	111		
LQFP144	LQFP144	21	J1	110	111		
UFBGA176	UFBGA176	L2	J1	111	112		
LQFP176	LQFP176	27	J1	112	113		
LQFP144	LQFP144	21	J1	112	113		
UFBGA176	UFBGA176	L2	J1	113	114		
LQFP176	LQFP176	27	J1	114	115		
LQFP144	LQFP144	21	J1	114	115		
UFBGA176	UFBGA176	L2	J1	115	116		
LQFP176	LQFP176	27	J1	116	117		
LQFP144	LQFP144	21	J1	116	117		
UFBGA176	UFBGA176	L2	J1	117	118		
LQFP176	LQFP176	27	J1	118	119		
LQFP144	LQFP144	21	J1	118	119		
UFBGA176	UFBGA176	L2	J1	119	120		
LQFP176	LQFP176	27	J1	120	121		
LQFP144	LQFP144	21	J1	120	121		
UFBGA176	UFBGA176	L2	J1	121	122		
LQFP176	LQFP176	27	J1	122	123		
LQFP144	LQFP144	21	J1	122	123		
UFBGA176	UFBGA176	L2	J1	123	124		
LQFP176	LQFP176	27	J1	124	125		
LQFP144	LQFP144	21	J1	124	125		
UFBGA176	UFBGA176	L2	J1	125	126		
LQFP176	LQFP176	27	J1	126	127		
LQFP144	LQFP144	21	J1	126	127		
UFBGA176	UFBGA176	L2	J1	127	128		
LQFP176	LQFP176	27	J1	128	129		
LQFP144	LQFP144	21	J1	128	129		
UFBGA176	UFBGA176	L2	J1	129	130		
LQFP176	LQFP176	27	J1	130	131		
LQFP144	LQFP144	21	J1	130	131		
UFBGA176	UFBGA176	L2	J1	131	132		
LQFP176	LQFP176						

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP4							
LQFP100	LQFP100						
LQFP144	LQFP144						
UFBGA176	UFBGA176						
LQFP176	LQFP176						
WL CSP100							
UFBGA176	UFBGA176						
UFBGA144	UFBGA144						
LQFP144	LQFP144						
LQFP176	LQFP176						
8	15	PC0	I/O	FT	(4) (5)	SAI2_FS_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT	ADC1_IN10, ADC2_IN10, ADC3_IN10
9	16	PC1	I/O	FT	(5)	TRACED0, SPI2_MOSI/I2S2_SD, SAI1_SD_A, EVENTOUT	ADC1_IN11, ADC2_IN11, ADC3_IN11, RTC_TAMP3, WKUP3
10	17	PC2	I/O	FT	(4) (5)	SPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT	ADC1_IN12, ADC2_IN12, ADC3_IN12
11	18	PC3	I/O	FT	(4) (5)	SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT	ADC1_IN13, ADC2_IN13, ADC3_IN13
-	-	VDD	S	-	-	-	-
12	19	VSSA	S	-	-	-	-
-	-	VREF-	S	-	-	-	-
13	20	VREF+	S	-	-	-	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP4	LQFP100	-	-	-	-	-	-
LQFP144	LQFP176	-	-	-	-	-	-
UFBGA176	UFBGA176	G4	I/O	FT	-	QUADSPI_BK2_IO1, SAI2_MCK_B, FMC_SDNE0, EVENTOUT	-
UFBGA176	UFBGA176	H4	I/O	FT	(4)	I2C2_SCL, OTG_HS_ULPI_NXT, EVENTOUT	-
UFBGA176	UFBGA176	J4	I/O	FT	-	I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT	-
LQFP100	WLCSP100	-	-	-	-	-	-
LQFP144	UFBGA176	-	-	-	-	-	-
LQFP176	LQFP176	44	I/O	FT	-	QUADSPI_BK2_IO1, SAI2_MCK_B, FMC_SDNE0, EVENTOUT	-
25	37	25	I/O	FT	(4) (5)	TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX, OTG_HS_ULPI_D0, EVENTOUT	ADC1_IN3, ADC2_IN3, ADC3_IN3
18	26	38	S	-	-	-	-
-	-	48	I	FT	-	-	-
19	27	39	S	-	-	-	-
20	28	40	I/O	TTa	(5)	SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, EVENTOUT	ADC1_IN4, ADC2_IN4, DAC_OUT1
21	29	51	I/O	TTa	(4) (5)	TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT	ADC1_IN5, ADC2_IN5, DAC_OUT2



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP4	LQFP100	PA6	I/O	FT	(5)	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM13_CH1, EVENTOUT	ADC1_IN6, ADC2_IN6
LQFP144	LQFP176	PA7	I/O	FT	(5)	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT	ADC1_IN7, ADC2_IN7
LQFP144	LQFP176	PC4	I/O	FT	(5)	I2S1_MCK, FMC_SDNE0, EVENTOUT	ADC1_IN14, ADC2_IN14
LQFP144	LQFP176	PC5	I/O	FT	(5)	FMC_SDCKE0, EVENTOUT	ADC1_IN15, ADC2_IN15
LQFP144	LQFP176	PB0	I/O	FT	(4) (5)	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, UART4_CTS, OTG_HS_ULPI_D1, EVENTOUT	ADC1_IN8, ADC2_IN8
LQFP144	LQFP176	PB1	I/O	FT	(4) (5)	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, EVENTOUT	ADC1_IN9, ADC2_IN9



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions				
STM32F722xx	STM32F723xx										
LQFP4	LQFP100										
	LQFP144										
	UFBGA176										
	LQFP176										
28	46	79	G3	R12	M9	PB10	I/O	FT	(4)	TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT	-
29	47	80	H3	R13	M10	PB11	I/O	FT	(4)	TIM2_CH4, I2C2_SDA, USART3_RX, OTG_HS_ULPI_D4, EVENTOUT	-
30	48	81	J3	M10	H7	VCAP_1	S	-	-	-	-
31	49	-	K3	-	-	VSS	S	-	-	-	-
32	50	82	K2	N10	G7	VDD	S	-	-	-	-
-	-	83	-	M11	-	PH6	I/O	FT	-	I2C2_SMBA, SPI5_SCK, TIM12_CH1, FMC_SDNE1, EVENTOUT	-
-	-	84	-	N12	-	PH7	I/O	FT	-	I2C3_SCL, SPI5_MISO, FMC_SDCKE1, EVENTOUT	-
-	-	85	-	M12	-	PH8	I/O	FT	-	I2C3_SDA, FMC_D16, EVENTOUT	-
-	-	86	-	M13	-	PH9	I/O	FT	-	I2C3_SMBA, TIM12_CH2, FMC_D17, EVENTOUT	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP4	LQFP100						
	LQFP144						
	UFBGA176						
	LQFP176						
	WLCSP100						
	UFBGA176						
	L13	L13	I/O	FT	-	TIM5_CH1, FMC_D18, EVENTOUT	-
	L12	L12	I/O	FT	-	TIM5_CH2, FMC_D19, EVENTOUT	-
	K12	K12	I/O	FT	-	TIM5_CH3, FMC_D20, EVENTOUT	-
	H12	VSS	S	-	-		-
	J12	VDD	S	-	-		-
33	51	PB12	I/O	FT	(4)	TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, USART3_CK, OTG_HS_ULPI_D5, OTG_HS_ID, EVENTOUT	-
	73						
	P12						
	92						
34	52	PB13	I/O	FT	(4)	TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, OTG_HS_ULPI_D6, EVENTOUT	OTG_HS_VBUS
	74						
	P13						
	93						
	-	OTG_HS_REXT	-	-	-	USB HS OTG PHY calibration resistor	
	-	VDD120TGHS	-	-	-		
	H11	H11					
	H10	H10					
	J15	J15					
	J14	J14					
	G2	G2					
	G1	G1					
	94	94					
	95	95					



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP64							
LQFP100							
LQFP144							
UFBGA176							
LQFP176							
WL CSP100							
UFBGA176							
LQFP144							
UFBGA144							
LQFP144							
LQFP176							
35		PB14	I/O	FT	-	TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, SDMMC2_D0, OTG_HS_DM, EVENTOUT	-
-		PB14	I/O	FT	-	OTG_HS_DM	-
36		PB15	I/O	FT	-	RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/2S2_SD, TIM12_CH2, SDMMC2_D1, OTG_HS_DP, EVENTOUT	-
-		PB15	I/O	FT	-	OTG_HS_DP	-
-		PD8	I/O	FT	-	USART3_TX, FMC_D13, EVENTOUT	-
-		PD9	I/O	FT	-	USART3_RX, FMC_D14, EVENTOUT	-
-		PD10	I/O	FT	-	USART3_CK, FMC_D15, EVENTOUT	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions												
STM32F722xx	STM32F723xx																		
LQFP4	LQFP100	58	80	81	59	81	81												
	LQFP144																		
	UFBGA176																		
	LQFP176																		
	WL CSP100																		
	UFBGA176																		
	UFBGA144																		
	LQFP144																		
	LQFP176																		



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions					
STM32F722xx	STM32F723xx											
LQFP4	LQFP100	LQFP176	WLCSP100	UFBGA176	K15	107	PG3	I/O	FT	-	FMC_A13, EVENTOUT	-
-	-	UFBGA176	-	UFBGA176	K14	108	PG4	I/O	FT	-	FMC_A14/FMC_BA0, EVENTOUT	-
-	-	LQFP144	-	UFBGA144	K13	109	PG5	I/O	FT	-	FMC_A15/FMC_BA1, EVENTOUT	-
-	-	J15	-	-	-	110	PG6	I/O	FT	-	EVENTOUT	-
-	-	J14	-	-	-	111	PG7	I/O	FT	-	USART6_CK, FMC_INT, EVENTOUT	-
-	-	H14	-	H14	G11	112	PG8	I/O	FT	-	USART6_RTS, FMC_SDCLK, EVENTOUT	-
-	-	G12	-	G12	-	113	VSS	S	-	-	-	-
-	-	-	-	-	F10	-	VDD	-	-	-	-	-
-	-	H13	K1	H13	C11	114	VDDUSB	S	-	-	-	-
37	63	H15	E1	H15	G12	115	PC6	I/O	FT	-	TIM3_CH1, TIM8_CH1, I2S2_MCK, USART6_TX, SDMMC2_D6, SDMMC1_D6, EVENTOUT	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP64		38	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
LQFP100		64	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
LQFP144		97	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
UFBGA176		G15	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
LQFP176		116	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
WLCSP100		D4	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
UFBGA176		G15	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
LQFP144		97	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
UFBGA176		G15	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
LQFP176		116	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT	-
LQFP64		39	I/O	FT	-	TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDMMC1_D0, EVENTOUT	-
LQFP100		65	I/O	FT	-	TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDMMC1_D0, EVENTOUT	-
LQFP144		98	I/O	FT	-	TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDMMC1_D0, EVENTOUT	-
UFBGA176		G14	I/O	FT	-	TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDMMC1_D0, EVENTOUT	-
LQFP176		117	I/O	FT	-	TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDMMC1_D0, EVENTOUT	-
LQFP64		40	I/O	FT	-	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_GTS, QUADSPI_BK1_IO0, SDMMC1_D1, EVENTOUT	-
LQFP100		66	I/O	FT	-	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_GTS, QUADSPI_BK1_IO0, SDMMC1_D1, EVENTOUT	-
LQFP144		99	I/O	FT	-	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_GTS, QUADSPI_BK1_IO0, SDMMC1_D1, EVENTOUT	-
UFBGA176		F14	I/O	FT	-	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_GTS, QUADSPI_BK1_IO0, SDMMC1_D1, EVENTOUT	-
LQFP176		118	I/O	FT	-	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S_CKIN, UART5_GTS, QUADSPI_BK1_IO0, SDMMC1_D1, EVENTOUT	-
LQFP64		41	I/O	FT	-	MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT	-
LQFP100		67	I/O	FT	-	MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT	-
LQFP144		100	I/O	FT	-	MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT	-
UFBGA176		F15	I/O	FT	-	MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT	-
LQFP176		119	I/O	FT	-	MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT	-
LQFP64		42	I/O	FT	-	TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, EVENTOUT	OTG_FS_VBUS
LQFP100		68	I/O	FT	-	TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, EVENTOUT	OTG_FS_VBUS
LQFP144		101	I/O	FT	-	TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, EVENTOUT	OTG_FS_VBUS
UFBGA176		E15	I/O	FT	-	TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, EVENTOUT	OTG_FS_VBUS
LQFP176		120	I/O	FT	-	TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, EVENTOUT	OTG_FS_VBUS
LQFP64		43	I/O	FT	-	TIM1_CH3, USART1_RX, OTG_FS_ID, EVENTOUT	-
LQFP100		69	I/O	FT	-	TIM1_CH3, USART1_RX, OTG_FS_ID, EVENTOUT	-
LQFP144		102	I/O	FT	-	TIM1_CH3, USART1_RX, OTG_FS_ID, EVENTOUT	-
UFBGA176		D15	I/O	FT	-	TIM1_CH3, USART1_RX, OTG_FS_ID, EVENTOUT	-
LQFP176		121	I/O	FT	-	TIM1_CH3, USART1_RX, OTG_FS_ID, EVENTOUT	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP64	LQFP100						
	LQFP144						
	UFBGA176						
	LQFP176						
	WLCSP100						
	UFBGA176						
44	70	PA11	I/O	FT	-	TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, EVENTOUT	-
45	71	PA12	I/O	FT	-	TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT	-
46	72	PA13(JTMS- SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-
-	73	VCAP_2	S	-	-	-	-
47	74	VSS	S	-	-	-	-
48	75	VDD	S	-	-	-	-
-	-	PH13	I/O	FT	-	TIM8_CH1N, UART4_TX, CAN1_TX, FMC_D21, EVENTOUT	-
-	-	PH14	I/O	FT	-	TIM8_CH2N, UART4_RX, CAN1_RX, FMC_D22, EVENTOUT	-
-	-	PH15	I/O	FT	-	TIM8_CH3N, FMC_D23, EVENTOUT	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP4	LQFP100	-	-	-	-	-	-
LQFP144	LQFP176	-	-	-	-	-	-
UFBGA176	UFBGA176	E14	I/O	FT	-	TIM5_CH4, SPI2_NSS/I2S2_WS, FMC_D24, EVENTOUT	-
LQFP176	LQFP176	131	I/O	FT	-	TIM5_CH4, SPI2_NSS/I2S2_WS, FMC_D24, EVENTOUT	-
LQFP100	WLCSP100	-	-	-	-	-	-
UFBGA176	UFBGA176	D14	I/O	FT	-	TIM8_BKIN2, SPI2_SCK/I2S2_CK, FMC_D25, EVENTOUT	-
LQFP144	UFBGA144	-	-	-	-	-	-
UFBGA144	UFBGA144	-	-	-	-	-	-
LQFP144	LQFP144	-	-	-	-	-	-
LQFP176	LQFP176	131	I/O	FT	-	TIM8_CH4, SPI2_MISO, FMC_D26, EVENTOUT	-
LQFP100	LQFP100	-	-	-	-	-	-
LQFP144	LQFP144	-	-	-	-	-	-
UFBGA176	UFBGA176	D9	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, EVENTOUT	-
LQFP176	LQFP176	133	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, EVENTOUT	-
LQFP144	LQFP144	-	-	-	-	-	-
UFBGA176	UFBGA176	C14	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, EVENTOUT	-
LQFP176	LQFP176	134	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, EVENTOUT	-
LQFP100	LQFP100	-	-	-	-	-	-
LQFP144	LQFP144	-	-	-	-	-	-
UFBGA176	UFBGA176	C9	S	-	-	-	-
LQFP176	LQFP176	135	S	-	-	-	-
LQFP100	LQFP100	-	-	-	-	-	-
LQFP144	LQFP144	-	-	-	-	-	-
UFBGA176	UFBGA176	C9	I/O	FT	-	JTCK-SWCLK, EVENTOUT	-
LQFP176	LQFP176	136	I/O	FT	-	JTCK-SWCLK, EVENTOUT	-
LQFP100	LQFP100	-	-	-	-	-	-
LQFP144	LQFP144	-	-	-	-	-	-
UFBGA176	UFBGA176	A14	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT	-
LQFP176	LQFP176	137	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT	-
LQFP100	LQFP100	-	-	-	-	-	-
LQFP144	LQFP144	-	-	-	-	-	-
UFBGA176	UFBGA176	A13	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT	-
LQFP176	LQFP176	138	I/O	FT	-	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP64	LQFP100	78	111	B14	139		
	LQFP144	111	112	B13	140		
	UFBGA176	B14	B13	B10	112		
	LQFP176	139	140	B14	139		
	WLCSP100	A3	C5	B14	139		
	UFBGA176	B14	B13	B10	112		
	UFBGA144	B11	B10	B10	112		
	LQFP144	111	112	B11	111		
	LQFP176	139	140	B14	139		
51						SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDMMC1_D2, EVENTOUT	-
52						SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDMMC1_D3, EVENTOUT	-
53						TRACED3, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDMMC1_CK, EVENTOUT	-
-						CAN1_RX, FMC_D2, EVENTOUT	-
-						CAN1_TX, FMC_D3, EVENTOUT	-
54						TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, EVENTOUT	-
-						SPI2_SCK/I2S2_CK, USART2_CTS, FMC_CLK, EVENTOUT	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions					
								STM32F722xx	STM32F723xx			
-	LQFP4	85	118	LQFP144	D10	UFBGA176						
-	LQFP100	86	119	LQFP144	C11	UFBGA176						
-	LQFP176	-	120	D8	D8							
-	LQFP176	-	121	C8	C8							
-	LQFP176	-	122	B11	B11							
-	LQFP176	-	123	A11	A11							
-	LQFP176	-	124	C10	C10							
-	LQFP176	-	125	B10	B10							
-	LQFP176	87	122	B11	B11							
-	LQFP176	88	123	A11	A11							
-	LQFP176	89	124	C10	C10							
-	LQFP176	90	125	B10	B10							
-	LQFP176	91	146	D10	D10							
-	LQFP176	92	147	C11	C11							
-	LQFP176	93	148	D8	D8							
-	LQFP176	94	149	C8	C8							
-	LQFP176	95	150	B11	B11							
-	LQFP176	96	151	A11	A11							
-	LQFP176	97	152	C10	C10							
-	LQFP176	98	153	B10	B10							
-	LQFP176	99	154	D10	D10							
-	LQFP176	100	155	C11	C11							
-	LQFP176	101	156	D8	D8							
-	LQFP176	102	157	C8	C8							
-	LQFP176	103	158	B11	B11							
-	LQFP176	104	159	A11	A11							
-	LQFP176	105	160	C10	C10							
-	LQFP176	106	161	B10	B10							
-	LQFP176	107	162	D10	D10							
-	LQFP176	108	163	C11	C11							
-	LQFP176	109	164	D8	D8							
-	LQFP176	110	165	C8	C8							
-	LQFP176	111	166	B11	B11							
-	LQFP176	112	167	A11	A11							
-	LQFP176	113	168	C10	C10							
-	LQFP176	114	169	B10	B10							
-	LQFP176	115	170	D10	D10							
-	LQFP176	116	171	C11	C11							
-	LQFP176	117	172	D8	D8							
-	LQFP176	118	173	C8	C8							
-	LQFP176	119	174	B11	B11							
-	LQFP176	120	175	A11	A11							
-	LQFP176	121	176	C10	C10							
-	LQFP176	122	177	B10	B10							
-	LQFP176	123	178	D10	D10							
-	LQFP176	124	179	C11	C11							
-	LQFP176	125	180	D8	D8							
-	LQFP176	126	181	C8	C8							
-	LQFP176	127	182	B11	B11							
-	LQFP176	128	183	A11	A11							
-	LQFP176	129	184	C10	C10							
-	LQFP176	130	185	B10	B10							
-	LQFP176	131	186	D10	D10							
-	LQFP176	132	187	C11	C11							
-	LQFP176	133	188	D8	D8							
-	LQFP176	134	189	C8	C8							
-	LQFP176	135	190	B11	B11							
-	LQFP176	136	191	A11	A11							
-	LQFP176	137	192	C10	C10							
-	LQFP176	138	193	B10	B10							
-	LQFP176	139	194	D10	D10							
-	LQFP176	140	195	C11	C11							
-	LQFP176	141	196	D8	D8							
-	LQFP176	142	197	C8	C8							
-	LQFP176	143	198	B11	B11							
-	LQFP176	144	199	A11	A11							
-	LQFP176	145	200	C10	C10							
-	LQFP176	146	201	B10	B10							
-	LQFP176	147	202	D10	D10							
-	LQFP176	148	203	C11	C11							
-	LQFP176	149	204	D8	D8							
-	LQFP176	150	205	C8	C8							
-	LQFP176	151	206	B11	B11							
-	LQFP176	152	207	A11	A11							
-	LQFP176	153	208	C10	C10							
-	LQFP176	154	209	B10	B10							
-	LQFP176	155	210	D10	D10							
-	LQFP176	156	211	C11	C11							
-	LQFP176	157	212	D8	D8							
-	LQFP176	158	213	C8	C8							
-	LQFP176	159	214	B11	B11							
-	LQFP176	160	215	A11	A11							
-	LQFP176	161	216	C10	C10							
-	LQFP176	162	217	B10	B10							
-	LQFP176	163	218	D10	D10							
-	LQFP176	164	219	C11	C11							
-	LQFP176	165	220	D8	D8							
-	LQFP176	166	221	C8	C8							
-	LQFP176	167	222	B11	B11							
-	LQFP176	168	223	A11	A11							
-	LQFP176	169	224	C10	C10							
-	LQFP176	170	225	B10	B10							
-	LQFP176	171	226	D10	D10							
-	LQFP176	172	227	C11	C11							
-	LQFP176	173	228	D8	D8							
-	LQFP176	174	229	C8	C8							
-	LQFP176	175	230	B11	B11							
-	LQFP176	176	231	A11	A11							
-	LQFP176	177	232	C10	C10							
-	LQFP176	178	233	B10	B10							
-	LQFP176	179	234	D10	D10							
-	LQFP176	180	235	C11	C11							
-	LQFP176	181	236	D8	D8							
-	LQFP176	182	237	C8	C8							
-	LQFP176	183	238	B11	B11							
-	LQFP176	184	239	A11	A11							
-	LQFP176	185	240	C10	C10							
-	LQFP176	186	241	B10	B10							
-	LQFP176	187	242	D10	D10							
-	LQFP176	188	243	C11	C11							
-	LQFP176	189	244	D8	D8							
-	LQFP176	190	245	C8	C8							
-	LQFP176	191	246	B11	B11							
-	LQFP176	192	247	A11	A11							
-	LQFP176	193	248	C10	C10							
-	LQFP176	194	249	B10	B10							
-	LQFP176	195	250	D10	D10							
-	LQFP176	196	251	C11	C11							
-	LQFP176	197	252	D8	D8							
-	LQFP176	198	253	C8	C8							
-	LQFP176	199	254	B11	B11							
-	LQFP176	200	255	A11	A11							



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP64	LQFP100	58	I/O	FT	-	TIM4_CH1, I2C1_SCL, USART1_TX, QUAD SPI_BK1_NCS, FMC_SDNE1, EVENTOUT	-
LQFP144	LQFP144	92	I/O	FT	-	TIM4_CH2, I2C1_SDA, USART1_RX, FMC_NL, EVENTOUT	-
UFBGA176	UFBGA176	B6	I	B	-	-	VPP
LQFP176	LQFP176	164	I/O	FT	-	TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDMMC2_D4, SDMMC1_D4, EVENTOUT	-
UFBGA176	UFBGA176	B6	I/O	FT	-	TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDMMC2_D5, SDMMC1_D5, EVENTOUT	-
WLCSP100	WLCSP100	D7	I/O	FT	-	-	-
UFBGA144	UFBGA144	C6	I/O	FT	-	-	-
LQFP144	LQFP144	136	I/O	FT	-	-	-
LQFP176	LQFP176	164	I/O	FT	-	-	-
LQFP144	LQFP144	137	I/O	FT	-	-	-
LQFP176	LQFP176	165	I/O	FT	-	-	-
LQFP100	LQFP100	93	I/O	FT	-	-	-
LQFP144	LQFP144	138	I/O	FT	-	-	-
LQFP176	LQFP176	166	I/O	FT	-	-	-
LQFP176	LQFP176	166	I/O	FT	-	-	-
LQFP176	LQFP176	167	I/O	FT	-	-	-
LQFP176	LQFP176	168	I/O	FT	-	-	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP64	LQFP100	PE0	I/O	FT	-	TIM4_ETR, LPTIM1_ETR, UART8_Rx, SAI2_MCK_A, FMC_NBL0, EVENTOUT	-
-	LQFP144	PE0	I/O	FT	-	TIM4_ETR, LPTIM1_ETR, UART8_Rx, SAI2_MCK_A, FMC_NBL0, EVENTOUT	-
-	UFBGA176	PE0	I/O	FT	-	TIM4_ETR, LPTIM1_ETR, UART8_Rx, SAI2_MCK_A, FMC_NBL0, EVENTOUT	-
-	LQFP176	PE0	I/O	FT	-	TIM4_ETR, LPTIM1_ETR, UART8_Rx, SAI2_MCK_A, FMC_NBL0, EVENTOUT	-
-	LQFP100	PE1	I/O	FT	-	LPTIM1_IN2, UART8_Tx, FMC_NBL1, EVENTOUT	-
-	LQFP144	PE1	I/O	FT	-	LPTIM1_IN2, UART8_Tx, FMC_NBL1, EVENTOUT	-
-	UFBGA176	PE1	I/O	FT	-	LPTIM1_IN2, UART8_Tx, FMC_NBL1, EVENTOUT	-
-	LQFP176	PE1	I/O	FT	-	LPTIM1_IN2, UART8_Tx, FMC_NBL1, EVENTOUT	-
63	99	VSS	S	-	-	-	-
-	-	VSS	S	-	-	-	-
-	100	PDR_ON	S	-	-	-	-
-	143	PDR_ON	S	-	-	-	-
64	100	VDD	S	-	-	-	-
-	-	VDD	S	-	-	-	-
-	173	PI4	I/O	FT	-	TIM8_BKIN, SAI2_MCK_A, FMC_NBL2, EVENTOUT	-
-	-	PI4	I/O	FT	-	TIM8_BKIN, SAI2_MCK_A, FMC_NBL2, EVENTOUT	-
-	174	PI5	I/O	FT	-	TIM8_CH1, SAI2_SCK_A, FMC_NBL3, EVENTOUT	-
-	-	PI5	I/O	FT	-	TIM8_CH1, SAI2_SCK_A, FMC_NBL3, EVENTOUT	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number		Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx	STM32F723xx						
LQFP4	LQFP100	-	-	-	-	-	-
LQFP144	LQFP176	-	-	-	-	-	-
UFBGA176	UFBGA176	C3	I/O	FT	-	TIM8_CH2, SAI2_SD_A, FMC_D28, EVENTOUT	-
LQFP176	WLCSP100	175	I/O	FT	-	TIM8_CH3, SAI2_FS_A, FMC_D29, EVENTOUT	-
UFBGA144	UFBGA176	-	-	-	-	-	-
LQFP144	LQFP144	-	-	-	-	-	-
LQFP176	LQFP176	-	-	-	-	-	-
F6	F6	-	S	-	-	-	-
F7	F7	-	S	-	-	-	-
F8	F8	-	S	-	-	-	-
F9	F9	-	S	-	-	-	-
F10	F10	-	S	-	-	-	-
G6	G6	-	S	-	-	-	-
G7	G7	-	S	-	-	-	-
G8	G8	-	S	-	-	-	-
G9	G9	-	S	-	-	-	-
G10	G10	-	S	-	-	-	-
H6	H6	-	S	-	-	-	-



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number	Pin Name						Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
	STM32F722xx			STM32F723xx								
	LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	WLCSFP100						
-	-	-	H7	-	-	H7	-	-	-	-	-	-
-	-	-	H8	-	-	H8	-	-	-	-	-	-
-	-	-	H9	-	-	H9	-	-	-	-	-	-
-	-	-	H10	-	-	H10	-	-	-	-	-	-
-	-	-	J6	-	-	J6	-	-	-	-	-	-
-	-	-	J7	-	-	J7	-	-	-	-	-	-
-	-	-	J8	-	-	J8	-	-	-	-	-	-
-	-	-	J9	-	-	J9	-	-	-	-	-	-
-	-	-	J10	-	-	J10	-	-	-	-	-	-
-	-	-	K6	-	-	K6	-	-	-	-	-	-
-	-	-	K7	-	-	K7	-	-	-	-	-	-
-	-	-	K8	-	-	K8	-	-	-	-	-	-
-	-	-	K9	-	-	K9	-	-	-	-	-	-
-	-	-	K10	-	-	K10	-	-	-	-	-	-

1. Function availability depends on the chosen device.

2. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:
 - The speed should not exceed 2 MHz with a maximum load of 30 pF.
 - These I/Os must not be used as a current source (e.g. to drive an LED).
3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset).
4. ULPI signals not available on the STM32F723xx devices.
5. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
6. If the device is in regulator OFF/internal reset ON mode (BYPASS_REG pin is set to VDD), then PA0 is used as an internal reset (active low).



Table 11. FMC pin definition

Pin name	NOR/PSRAM/SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PF0	A0	-	-	A0
PF1	A1	-	-	A1
PF2	A2	-	-	A2
PF3	A3	-	-	A3
PF4	A4	-	-	A4
PF5	A5	-	-	A5
PF12	A6	-	-	A6
PF13	A7	-	-	A7
PF14	A8	-	-	A8
PF15	A9	-	-	A9
PG0	A10	-	-	A10
PG1	A11	-	-	A11
PG2	A12	-	-	A12
PG3	A13	-	-	-
PG4	A14	-	-	BA0
PG5	A15	-	-	BA1
PD11	A16	A16	CLE	-
PD12	A17	A17	ALE	-
PD13	A18	A18	-	-
PE3	A19	A19	-	-
PE4	A20	A20	-	-
PE5	A21	A21	-	-
PE6	A22	A22	-	-
PE2	A23	A23	-	-
PG13	A24	A24	-	-
PG14	A25	A25	-	-
PD14	D0	DA0	D0	D0
PD15	D1	DA1	D1	D1
PD0	D2	DA2	D2	D2
PD1	D3	DA3	D3	D3
PE7	D4	DA4	D4	D4
PE8	D5	DA5	D5	D5
PE9	D6	DA6	D6	D6

Table 11. FMC pin definition (continued)

Pin name	NOR/PSRAM/SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PE10	D7	DA7	D7	D7
PE11	D8	DA8	D8	D8
PE12	D9	DA9	D9	D9
PE13	D10	DA10	D10	D10
PE14	D11	DA11	D11	D11
PE15	D12	DA12	D12	D12
PD8	D13	DA13	D13	D13
PD9	D14	DA14	D14	D14
PD10	D15	DA15	D15	D15
PH8	D16	-	-	D16
PH9	D17	-	-	D17
PH10	D18	-	-	D18
PH11	D19	-	-	D19
PH12	D20	-	-	D20
PH13	D21	-	-	D21
PH14	D22	-	-	D22
PH15	D23	-	-	D23
PI0	D24	-	-	D24
PI1	D25	-	-	D25
PI2	D26	-	-	D26
PI3	D27	-	-	D27
PI6	D28	-	-	D28
PI7	D29	-	-	D29
PI9	D30	-	-	D30
PI10	D31	-	-	D31
PD7	NE1	NE1	-	-
PG9	NE2	NE2	NCE	-
PG10	NE3	NE3	-	-
PG11	-	-	-	-
PG12	NE4	NE4	-	-
PD3	CLK	CLK	-	-
PD4	NOE	NOE	NOE	-
PD5	NWE	NWE	NWE	-
PD6	NWAIT	NWAIT	NWAIT	-



Table 11. FMC pin definition (continued)

Pin name	NOR/PSRAM/SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PB7	NADV	NADV	-	-
PF6	-	-	-	-
PF7	-	-	-	-
PF8	-	-	-	-
PF9	-	-	-	-
PF10	-	-	-	-
PG6	-	-	-	-
PG7	-	-	INT	-
PE0	NBL0	NBL0	-	NBL0
PE1	NBL1	NBL1	-	NBL1
PI4	NBL2	-	-	NBL2
PI5	NBL3	-	-	NBL3
PG8	-	-	-	SDCLK
PC0	-	-	-	SDNWE
PF11	-	-	-	SDNRAS
PG15	-	-	-	SDNCAS
PH2	-	-	-	SDCKE0
PH3	-	-	-	SDNE0
PH6	-	-	-	SDNE1
PH7	-	-	-	SDCKE1
PH5	-	-	-	SDNWE
PC2	-	-	-	SDNE0
PC3	-	-	-	SDCKE0
PB5	-	-	-	SDCKE1
PB6	-	-	-	SDNE1

Table 12. STM32F722xx and STM32F723xx alternate function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Port A	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/USART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/SPI4/5/UART4	SPI2/I2S2/SPI3/I2S3/ART1/2/3/IART1/2/3/IART5	SAI2/USART6/UART4/5/7/8/OTG1_FS	CAN1/TIM12/13/14/QUADSPI/ADSPI/FMC/OTG2_HS	SAI2/IQUADSPI/SDMMC2/OTG2_HS/OTG1_FS	SDMMC2	UART7/FMC/SDMMC1/OTG2_FS	SYS
	PA0	TIM2_CH1/TIM2_ETR	TIM5_CH1	TIM8_ETR	-	-	-	USART2_CTS	UART4_TX	-	-	SAI2_SD_B	-	EVEN TOUT
	PA1	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_RTS	UART4_RX	QUADSPI_BK1_IO3	-	SAI2_MCK_B	-	EVEN TOUT
	PA2	TIM2_CH3	TIM5_CH3	TIM9_CH1	-	-	-	USART2_TX	SAI2_SCK_B	-	-	-	-	EVEN TOUT
	PA3	TIM2_CH4	TIM5_CH4	TIM9_CH2	-	-	-	USART2_RX	-	-	-	OTG_HS_ULPI_D0	-	EVEN TOUT
	PA4	-	-	-	-	-	SPI1_NSS/I2S1_WS	SPI3_NSS/I2S3_WS	USART2_CK	-	-	-	OTG_HS_SOF	EVEN TOUT
	PA5	TIM2_CH1/TIM2_ETR	-	TIM8_CH1N	TIM8_CH1	-	SPI1_SCK/I2S1_CK	-	-	-	-	OTG_HS_ULPI_CK	-	EVEN TOUT
	PA6	TIM1_BK1N	TIM3_CH1	TIM3_CH1	TIM8_BKIN	-	SPI1_MISO	-	-	-	TIM13_CH1	-	-	EVEN TOUT
	PA7	TIM1_CH1N	TIM3_CH2	TIM3_CH2	TIM8_CH1N	-	SPI1_MOSI/I2S1_S	-	-	-	TIM14_CH1	-	FMC_SDNWE	EVEN TOUT
	PA8	MCO1	TIM1_CH1	-	TIM8_BKIN2	I2C3_SCL	-	-	USART1_CK	-	-	OTG_FS_SOF	-	EVEN TOUT
	PA9	-	TIM1_CH2	-	-	I2C3_SMB	SPI2_SCK/I2S2_CK	-	USART1_TX	-	-	-	-	EVEN TOUT
	PA10	-	TIM1_CH3	-	-	-	-	-	USART1_RX	-	-	OTG_FS_ID	-	EVEN TOUT
PA11	-	TIM1_CH4	-	-	-	-	-	USART1_CTS	-	CAN1_RX	OTG_FS_DM	-	EVEN TOUT	



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15	
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/USART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/I5	SPI2/I2S2/SPI3/I2S3/SPI4/I5	SPI2/I2S2/SPI3/I2S3/USART1/2/3/UART4	SPI2/I2S2/SPI3/I2S3/USART1/2/3/UART4	SAI2/USART6/USART4/5/7/8/OTG1_FS	CAN1/TIM12/13/14/QUADSPI/FMC/OTG2_HS	SAI2/QUADSPI/SDMMC2/OTG2_HS/OTG1_FS	SDMMC2	UART7/FMC/SDMMC1/OTG2_FS	SYS
Port A	PA12	TIM1_ETR	-	-	-	-	-	USART1_RT_S	SAI2_FS_B	CAN1_TX	OTG_FS_D_P	-	-	EVEN TOUT	
PA13	JTMS-SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT	
PA14	JTCK-SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT	
PA15	JTDI	TIM2_CH1/TIM2_ETR	-	-	-	SPI1_NSS/I2S1_WS	SPI3_NSS/I2S3_WS	-	UART4_RTS	-	-	-	-	EVEN TOUT	
Port B	PB0	TIM1_CH2_N	TIM3_CH3	TIM8_CH2_N	-	-	-	-	UART4_CTS	-	OTG_HS_U_LPI_D1	-	-	EVEN TOUT	
PB1	-	TIM1_CH3_N	TIM3_CH4	TIM8_CH3_N	-	-	-	-	-	-	OTG_HS_U_LPI_D2	-	-	EVEN TOUT	
PB2	-	-	-	-	-	-	SAI1_SD_A	SPI3_MOS/I2S3_SD	-	QUADSPI_CLK	-	-	-	EVEN TOUT	
PB3	JTDO/TRACESWO	TIM2_CH2	-	-	-	SPI1_SCK/I2S1_CK	SPI3_SCK/I2S3_CK	-	-	-	SDMMC2_D2	-	-	EVEN TOUT	
PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MISO	SPI3_MISO	SPI2_NSS/I2S2_WS	-	-	SDMMC2_D3	-	-	EVEN TOUT	
PB5	-	-	TIM3_CH2	-	I2C1_SMB_A	SPI1_MOSI/I2S1_S	SPI3_MOSI/I2S3_S	-	-	-	OTG_HS_U_LPI_D7	-	FMC_SDCKE1	EVEN TOUT	
PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	-	QUADSPI_BK1_NCS	-	FMC_SDN_E1	EVEN TOUT	
PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	FMC_NL	EVEN TOUT	
PB8	-	-	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-	-	-	CAN1_RX	SDMMC2_D4	-	SDMMC1_D4	EVEN TOUT	



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15	
Port B	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/I2C3/USART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/ART1/I2I3/UART5	SAI2/USART6/USART4/5/7/8/IOTG1_FS	CAN1/TIM12/13/14/QUADSPI/SDMMC2/OTG2_HS	SAI2/QUADSPI/SDMMC2/OTG2_HS/IOTG1_FS	SDMMC2	UART7/FMC/SDMMC2/OTG2_FS	SYS	
	PB9	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS/I2S2_WS	-	-	-	CAN1_TX	SDMMC2_D5	-	SDMMC1_D5	EVEN_TOUT	
	PB10	-	TIM2_CH3	-	I2C2_SCL	SPI2_SCK/I2S2_CK	-	USART3_TX	-	-	OTG_HS_ULPI_D3	-	-	EVEN_TOUT	
	PB11	-	TIM2_CH4	-	I2C2_SDA	-	-	USART3_RX	-	-	OTG_HS_ULPI_D4	-	-	EVEN_TOUT	
	PB12	-	TIM1_BK1N	-	I2C2_SMB_A	SPI2_NSS/I2S2_WS	-	USART3_CK	-	-	OTG_HS_ULPI_D5	-	OTG_HS_ID	EVEN_TOUT	
	PB13	-	TIM1_CH1N	-	-	SPI2_SCK/I2S2_CK	-	USART3_CT_S	-	-	OTG_HS_ULPI_D6	-	-	EVEN_TOUT	
	PB14	-	TIM1_CH2N	TIM8_CH2N	-	SPI2_MISO	-	USART3_RT_S	-	-	SDMMC2_D0	-	OTG_HS_DM	EVEN_TOUT	
	PB15	RTC_REFIN	TIM1_CH3N	-	TIM8_CH3N	-	SPI2_MOSI/I2S2_SD	-	-	-	SDMMC2_D1	-	OTG_HS_DP	EVEN_TOUT	
	PC0	-	-	-	-	-	-	-	-	SAI2_FS_B	-	-	FMC_SDNWE	EVEN_TOUT	
	PC1	TRACED0	-	-	-	-	SPI2_MISO/I2S2_SDO	SAI1_SDA	-	-	-	-	-	-	EVEN_TOUT
	PC2	-	-	-	-	-	SPI2_MISO	-	-	-	-	OTG_HS_ULPI_DIR	-	FMC_SDN_E0	EVEN_TOUT
	PC3	-	-	-	-	-	SPI2_MOSI/I2S2_SDO	-	-	-	OTG_HS_ULPI_NXT	-	-	FMC_SDN_KE0	EVEN_TOUT



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/JUSART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI4/5/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/JA RT5	SAI2/USART 6/UART4/5/7/ 8/IOTG1_FS	CAN1/TIM1 2/13/14/QU ADSP/I FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2 HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	SYS
PC4	-	-	-	-	I2S1_MCK	I2S1_MCK	-	-	-	-	-	-	FMC_SDN E0	EVEN TOUT
PC5	-	-	-	-	-	-	-	-	-	-	-	-	FMC_SDC KE0	EVEN TOUT
PC6	-	-	TIM3_CH1	TIM8_CH1	I2S2_MCK	I2S2_MCK	-	-	USART6_TX	-	SDMMC2_ D6	-	SDMMC1 _D6	EVEN TOUT
PC7	-	-	TIM3_CH2	TIM8_CH2	-	I2S3_MCK	-	-	USART6_RX	-	SDMMC2_ D7	-	SDMMC1 _D7	EVEN TOUT
PC8	TRACED1	-	TIM3_CH3	TIM8_CH3	-	-	-	UART5_RTS	USART6_CK	-	-	-	SDMMC1 _D0	EVEN TOUT
PC9	MCO2	-	TIM3_CH4	TIM8_CH4	I2C3_SDA	I2S_CKIN	-	UART5_CTS	-	QUADSPI_ BK1_IO0	-	-	SDMMC1 _D1	EVEN TOUT
PC10	-	-	-	-	-	SPI3_SCK /I2S3_CK	SPI3_SCK /I2S3_CK	USART3_TX	UART4_TX	QUADSPI_ BK1_IO1	-	-	SDMMC1 _D2	EVEN TOUT
PC11	-	-	-	-	-	SPI3_MIS O	SPI3_MIS O	USART3_RX	UART4_RX	QUADSPI_ BK2_NCS	-	-	SDMMC1 _D3	EVEN TOUT
PC12	TRACED3	-	-	-	-	SPI3_MO SI/I2S3_S D	SPI3_MO SI/I2S3_S D	USART3_CK	UART5_TX	-	-	-	SDMMC1 _CK	EVEN TOUT
PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT

Port C



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/USART1	SPI1/2S1/ SPI2/2S2/ SPI3/2S3/ SPI4/5	SPI2/2S2/ SPI3/2S3/ SPI4/5/ SAI1/ UART4	SPI2/2S2/S PI3/2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/IOTG1_FS	CAN1/TIM1 2/13/14/QU ADSP1/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2 HS/IOTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	SYS
PD0	-	-	-	-	-	-	-	-	-	CAN1_RX	-	-	FMC_D2	EVEN TOUT
PD1	-	-	-	-	-	-	-	-	-	CAN1_TX	-	-	FMC_D3	EVEN TOUT
PD2	TRACED2	-	TIM3_ETR	-	-	-	-	-	UART5_RX	-	-	-	SDMMC1 _CMD	EVEN TOUT
PD3	-	-	-	-	-	SPI2_SCK /2S2_CK	-	USART2_CT S	-	-	-	-	FMC_CLK	EVEN TOUT
PD4	-	-	-	-	-	-	-	USART2_RT S	-	-	-	-	FMC_NO _E	EVEN TOUT
PD5	-	-	-	-	-	-	-	USART2_TX	-	-	-	-	FMC_NW _E	EVEN TOUT
PD6	-	-	-	-	-	SPI3_MO S/I/2S3_S D	SAI1_SD_ A	USART2_RX	-	-	-	SDMMC2 _CK	FMC_NW _AIT	EVEN TOUT
PD7	-	-	-	-	-	-	-	USART2_CK	-	-	-	SDMMC2 _CMD	FMC_NE1	EVEN TOUT
PD8	-	-	-	-	-	-	-	USART3_TX	-	-	-	-	FMC_D13	EVEN TOUT
PD9	-	-	-	-	-	-	-	USART3_RX	-	-	-	-	FMC_D14	EVEN TOUT
PD10	-	-	-	-	-	-	-	USART3_CK	-	-	-	-	FMC_D15	EVEN TOUT
PD11	-	-	-	-	-	-	-	USART3_CT S	-	QUADSPI_ BK1_IO0	SAI2_SD_A	-	FMC_A16/ FMC_CLE	EVEN TOUT
PD12	-	-	TIM4_CH1	LPTIM1_IN 1	-	-	-	USART3_RT S	-	QUADSPI_ BK1_IO1	SAI2_FS_A	-	FMC_A17/ FMC_ALE	EVEN TOUT
PD13	-	-	TIM4_CH2	LPTIM1_O UT	-	-	-	-	-	QUADSPI_ BK1_IO3	SAI2_SCK_ A	-	FMC_A18	EVEN TOUT
PD14	-	-	TIM4_CH3	-	-	-	-	-	UART8_CTS	-	-	-	FMC_D0	EVEN TOUT
PD15	-	-	TIM4_CH4	-	-	-	-	-	UART8_RTS	-	-	-	FMC_D1	EVEN TOUT



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15	
Port E	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/USART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/I5	SPI2/I2S2/SPI3/I2S3/SPI4/I5	SPI2/I2S2/SPI3/I2S3/UART4	SPI2/I2S2/SPI3/I2S3/UART5	SAI2/USART6/UART4/5/7/8/IOTG1_FS	CAN1/TIM12/13/14/QUADSPI/ADSP/I/FMC/IOTG2_HS	SAI2/QUADSPI/SDMMC2/OTG2_HS/OTG1_FS	SDMMC2	UART7/FMC/SDMMC1/OTG2_FS	SYS
	PE0	-	TIM4_ETR	LPTIM1_ETR	-	-	-	-	-	UART8_Rx	-	SAI2_MCK_A	-	FMC_NBL0	EVEN_TOUT
	PE1	-	-	LPTIM1_IN2	-	-	-	-	-	UART8_Tx	-	-	-	FMC_NBL1	EVEN_TOUT
	PE2	TRACECLK	-	-	-	-	SPI4_SCK	SAI1_MCLK_A	-	-	QUADSPI_BK1_IO2	-	-	FMC_A23	EVEN_TOUT
	PE3	TRACED0	-	-	-	-	-	SAI1_SD_B	-	-	-	-	-	FMC_A19	EVEN_TOUT
	PE4	TRACED1	-	-	-	-	SPI4_NSS	SAI1_FS_A	-	-	-	-	-	FMC_A20	EVEN_TOUT
	PE5	TRACED2	-	-	TIM9_CH1	-	SPI4_MISO	SAI1_SCK_A	-	-	-	-	-	FMC_A21	EVEN_TOUT
	PE6	TRACED3	TIM1_BK1_N2	-	TIM9_CH2	-	SPI4_MOSI	SAI1_SD_A	-	-	SAI2_MCK_B	-	-	FMC_A22	EVEN_TOUT
	PE7	-	TIM1_ETR	-	-	-	-	-	-	UART7_Rx	-	QUADSPI_BK2_IO0	-	FMC_D4	EVEN_TOUT
	PE8	-	TIM1_CH1_N	-	-	-	-	-	-	UART7_Tx	-	QUADSPI_BK2_IO1	-	FMC_D5	EVEN_TOUT
	PE9	-	TIM1_CH1	-	-	-	-	-	-	UART7_RTS	-	QUADSPI_BK2_IO2	-	FMC_D6	EVEN_TOUT
	PE10	-	TIM1_CH2_N	-	-	-	-	-	-	UART7_CTS	-	QUADSPI_BK2_IO3	-	FMC_D7	EVEN_TOUT
	PE11	-	TIM1_CH2	-	-	-	SPI4_NSS	-	-	-	-	SAI2_SD_B	-	FMC_D8	EVEN_TOUT
	PE12	-	TIM1_CH3_N	-	-	-	SPI4_SCK	-	-	-	-	SAI2_SCK_B	-	FMC_D9	EVEN_TOUT
	PE13	-	TIM1_CH3	-	-	-	SPI4_MISO	-	-	-	-	SAI2_FS_B	-	FMC_D10	EVEN_TOUT
PE14	-	TIM1_CH4	-	-	-	SPI4_MOSI	-	-	-	-	SAI2_MCK_B	-	FMC_D11	EVEN_TOUT	
PE15	-	TIM1_BK1_N	-	-	-	-	-	-	-	-	-	-	FMC_D12	EVEN_TOUT	



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/I2C3/USART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/I5	SPI2/I2S2/SPI3/I2S3/SPI4/I5/SAI1/UART4	SPI2/I2S2/SPI3/I2S3/UART1/I2C3/UA	SAI2/USART6/UART4/5/7/8/IOTG1_FS	CAN1/TIM12/13/14/QUADSPI/ADSP/1/FMC/IOTG2_HS	SAI2/QUADSPI/SDMMC2/OTG2_HS/OTG1_FS	SDMMC2	UART7/FMC/SDMMC1/OTG2_FS	SYS
PF0	-	-	-	-	I2C2_SDA	-	-	-	-	-	-	-	FMC_A0	EVEN TOUT
PF1	-	-	-	-	I2C2_SCL	-	-	-	-	-	-	-	FMC_A1	EVEN TOUT
PF2	-	-	-	-	I2C2_SMB_A	-	-	-	-	-	-	-	FMC_A2	EVEN TOUT
PF3	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A3	EVEN TOUT
PF4	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A4	EVEN TOUT
PF5	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A5	EVEN TOUT
PF6	-	-	-	TIM10_CH1	-	SPI5_NSS	SAI1_SD_B	-	UART7_Rx	QUADSPI_BK1_IO3	-	-	-	EVEN TOUT
PF7	-	-	-	TIM11_CH1	-	SPI5_SCK	SAI1_MCLK_B	-	UART7_Tx	QUADSPI_BK1_IO2	-	-	-	EVEN TOUT
PF8	-	-	-	-	-	SPI5_MISO	SAI1_SCK_B	-	UART7_RTS	TIM13_CH1	QUADSPI_BK1_IO0	-	-	EVEN TOUT
PF9	-	-	-	-	-	SPI5_MOSI	SAI1_FS_B	-	UART7_CTS	TIM14_CH1	QUADSPI_BK1_IO1	-	-	EVEN TOUT
PF10	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
PF11	-	-	-	-	-	SPI5_MOSI	-	-	-	-	SAI2_SD_B	-	FMC_SDN_RAS	EVEN TOUT
PF12	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A6	EVEN TOUT
PF13	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A7	EVEN TOUT
PF14	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A8	EVEN TOUT
PF15	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A9	EVEN TOUT



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/USART1	SPI1/2S1/SPI2/2S2/SPI3/2S3/SPI4/5	SPI2/2S2/SPI3/2S3/SPI1/UART4	SPI2/2S2/SPI3/2S3/UART1/2/3/UART5	SAI2/USART6/OTG1_FS	CAN1/TIM12/13/4/QUADSPI/ADSP/OTG2_HS	SAI2/QUADSPI/SDMMC2/OTG2_HS/OTG1_FS	SDMMC2	UART7/FMC/SDMMC2/OTG2_FS	SYS
PG0	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A10	EVEN TOUT
PG1	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A11	EVEN TOUT
PG2	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A12	EVEN TOUT
PG3	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A13	EVEN TOUT
PG4	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A14/FMC_BA0	EVEN TOUT
PG5	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A15/FMC_BA1	EVEN TOUT
PG6	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
PG7	-	-	-	-	-	-	-	-	USART6_CK	-	-	-	FMC_INT	EVEN TOUT
PG8	-	-	-	-	-	-	-	-	USART6_RTSS	-	-	-	FMC_SDC_LK	EVEN TOUT
PG9	-	-	-	-	-	-	-	-	USART6_RX	QUADSPI_BK2_IO2	SAI2_FS_B	SDMMC2_D0	FMC_NE2/FMC_NCE	EVEN TOUT
PG10	-	-	-	-	-	-	-	-	-	-	SAI2_SD_B	SDMMC2_D1	FMC_NE3	EVEN TOUT



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/USART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/I5	SPI2/I2S2/SPI3/I2S3/SPI1/UART4	SPI2/I2S2/SPI3/I2S3/USART1/2/3/IART1/2/3/IART5	SAI2/USART6/USART4/5/7/8/IOTG1_FS	CAN1/TIM12/13/14/QUADSPI/ADSP/I/FMC/IOTG2_HS	SAI2/QUADSPI/SDMMC2/I2C2/I2G2/HS/IOTG1_FS	SDMMC2	UART7/FMC/SDMMC2/OTG2_FS	SYS
PG11	-	-	-	-	-	-	-	-	-	-	SDMMC2_D2	-	-	EVEN TOUT
PG12	-	-	-	LPTIM1_IN1	-	-	-	-	USART6_RT_S	-	-	SDMMC2_D3	FMC_NE4	EVEN TOUT
PG13	TRACED0	-	-	LPTIM1_OUT	-	-	-	-	USART6_CT_S	-	-	-	FMC_A24	EVEN TOUT
PG14	TRACED1	-	-	LPTIM1_ETR	-	-	-	-	USART6_TX	QUADSPI_BK2_IO3	-	-	FMC_A25	EVEN TOUT
PG15	-	-	-	-	-	-	-	-	USART6_CT_S	-	-	-	FMC_SDN_CAS	EVEN TOUT
PH0	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
PH1	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
PH2	-	-	-	LPTIM1_IN2	-	-	-	-	-	QUADSPI_BK2_IO0	SAI2_SCK_B	-	FMC_SDC_KE0	EVEN TOUT
PH3	-	-	-	-	-	-	-	-	-	QUADSPI_BK2_IO1	SAI2_MCK_B	-	FMC_SDN_E0	EVEN TOUT
PH4	-	-	-	-	I2C2_SCL	-	-	-	-	-	OTG_HS_ULPI_NXT	-	-	EVEN TOUT
PH5	-	-	-	-	I2C2_SDA	SPI5_NSS	-	-	-	-	-	-	FMC_SDN_WE	EVEN TOUT
PH6	-	-	-	-	I2C2_SMB_A	SPI5_SCK	-	-	-	TIM12_CH1	-	-	FMC_SDN_E1	EVEN TOUT
PH7	-	-	-	-	I2C3_SCL	SPI5_MISO	-	-	-	-	-	-	FMC_SDC_KE1	EVEN TOUT



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15	
Port H	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/IU SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/I2/I3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/IOTG1_FS	CAN1/TIM1 2/13/14/QU ADSP/I FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2 HS/IOTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	SYS	
	PH8	-	-	-	I2C3_SDA	-	-	-	-	-	-	-	FMC_D16	EVEN TOUT	
	PH9	-	-	-	I2C3_SMB A	-	-	-	-	TIM12_CH2	-	-	FMC_D17	EVEN TOUT	
	PH10	-	-	TIM5_CH1	-	-	-	-	-	-	-	-	FMC_D18	EVEN TOUT	
	PH11	-	-	TIM5_CH2	-	-	-	-	-	-	-	-	FMC_D19	EVEN TOUT	
	PH12	-	-	TIM5_CH3	-	-	-	-	-	-	-	-	FMC_D20	EVEN TOUT	
	PH13	-	-	-	TIM8_CH1 N	-	-	-	-	UART4_TX	CAN1_TX	-	FMC_D21	EVEN TOUT	
	PH14	-	-	-	TIM8_CH2 N	-	-	-	-	UART4_RX	CAN1_RX	-	FMC_D22	EVEN TOUT	
	PH15	-	-	-	TIM8_CH3 N	-	-	-	-	-	-	-	FMC_D23	EVEN TOUT	
	PI0	-	-	TIM5_CH4	-	-	SPI2_NSS /I2S2_WS	-	-	-	-	-	-	FMC_D24	EVEN TOUT
	PI1	-	-	-	TIM8_BKIN 2	-	SPI2_SCK /I2S2_CK	-	-	-	-	-	-	FMC_D25	EVEN TOUT
	PI2	-	-	-	TIM8_CH4	-	SPI2_MIS O	-	-	-	-	-	-	FMC_D26	EVEN TOUT
	PI3	-	-	-	TIM8_ETR	-	SPI2_MO SI/I2S2_S D	-	-	-	-	-	-	FMC_D27	EVEN TOUT
	PI4	-	-	-	TIM8_BKIN	-	-	-	-	-	-	SAI2_MCK _A	-	FMC_NBL 2	EVEN TOUT
	PI5	-	-	-	TIM8_CH1	-	-	-	-	-	-	SAI2_SCK_ A	-	FMC_NBL 3	EVEN TOUT
PI6	-	-	-	TIM8_CH2	-	-	-	-	-	-	SAI2_SD_A	-	FMC_D28	EVEN TOUT	



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)


Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/USART1	SPI1/2S1/SPI2/2S2/SPI3/2S3/SPI4/5	SPI2/2S2/SPI3/2S3/SPI1/UART4	SPI2/2S2/SPI3/2S3/USART1/2/3/UART5	SAI2/USART6/UART4/5/7/8/OTG1_FS	CAN1/TIM12/13/14/QUADSPI/ADSP/FSMC/OTG2_HS	SAI2/QUADSPI/SDMMC2/OTG2_HS/OTG1_FS	SDMMC2	UART7/FSMC/SDMMC1/OTG2_FS	SYS
P17	-	-	-	TIM8_CH3	-	-	-	-	-	-	SAI2_FS_A	-	FMC_D29	EVEN TOUT
P18	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
P19	-	-	-	-	-	-	-	-	UART4_RX	CAN1_RX	-	-	FMC_D30	EVEN TOUT
P110	-	-	-	-	-	-	-	-	-	-	-	-	FMC_D31	EVEN TOUT
P111	-	-	-	-	-	-	-	-	-	-	OTG_HS_ULPI_DIR	-	-	EVEN TOUT
P112	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
P113	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
P114	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
P115	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT



4 Memory mapping

The memory map is shown in [Figure 24](#).

Figure 24. Memory map



MSv41006V1

Table 13. STM32F722xx and STM32F723xx register boundary addresses⁽¹⁾

Bus	Boundary address	Peripheral
	0xE00F FFFF - 0xFFFF FFFF	Reserved
Cortex-M7	0xE000 0000 - 0xE00F FFFF	Cortex-M7 internal peripherals
AHB3	0xD000 0000 - 0xDFFF FFFF	FMC bank 6
	0xC000 0000 - 0xCFFF FFFF	FMC bank 5
	0xA000 2000 - 0xBFFF FFFF	Reserved
	0xA000 1000 - 0xA000 1FFF	Quad-SPI control register
	0xA000 0000 - 0xA000 0FFF	FMC control register
	0x9000 0000 - 0x9FFF FFFF	Quad-SPI
	0x8000 0000 - 0x8FFF FFFF	FMC bank 3
	0x7000 0000 - 0x7FFF FFFF	FMC bank 2
	0x6000 0000 - 0x6FFF FFFF	FMC bank 1
	0x5006 0C00 - 0x5FFF FFFF	Reserved
AHB2	0x5006 0800 - 0x5006 0BFF	RNG
	0x5004 0000 - 0x5006 07FF	Reserved
	0x5000 0000 - 0x5003 FFFF	USB OTG FS

Table 13. STM32F722xx and STM32F723xx register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Peripheral
	0x4008 0000- 0x4FFF FFFF	Reserved
AHB1	0x4004 0000 - 0x4007 FFFF	USB OTG HS
	0x4002 6800- 0x4003 FFFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0x4002 5000 - 0x4002 5FFF	Reserved
	0x4002 4000 - 0x4002 4FFF	BKPSRAM
	0x4002 3C00 - 0x4002 3FFF	Flash interface register
	0x4002 3800 - 0x4002 3BFF	RCC
	0x4002 3400 - 0x4002 37FF	Reserved
	0x4002 3000 - 0x4002 33FF	CRC
	0x4002 2400 - 0x4002 2FFF	Reserved
	0x4002 2000 - 0x4002 23FF	GPIOI
	0x4002 1C00 - 0x4002 1FFF	GPIOH
	0x4002 1800 - 0x4002 1BFF	GPIOG
	0x4002 1400 - 0x4002 17FF	GPIOF
	0x4002 1000 - 0x4002 13FF	GPIOE
	0x4002 0C00 - 0x4002 0FFF	GPIOD
	0x4002 0800 - 0x4002 0BFF	GPIOC
	0x4002 0400 - 0x4002 07FF	GPIOB
	0x4002 0000 - 0x4002 03FF	GPIOA

Table 13. STM32F722xx and STM32F723xx register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Peripheral
	0x4001 8000- 0x4001 FFFF	Reserved
APB2	0x4001 7C00 - 0x4001 7FFF	OTG PHY HS Controller ⁽²⁾
	0x4001 6000- 0x4001 7BFF	Reserved
	0x4001 5C00 - 0x4001 5FFF	SAI2
	0x4001 5800 - 0x4001 5BFF	SAI1
	0x4001 5400 - 0x4001 57FF	Reserved
	0x4001 5000 - 0x4001 53FF	SPI5
	0x4001 4C00 - 0x4001 4FFF	Reserved
	0x4001 4800 - 0x4001 4BFF	TIM11
	0x4001 4400 - 0x4001 47FF	TIM10
	0x4001 4000 - 0x4001 43FF	TIM9
	0x4001 3C00 - 0x4001 3FFF	EXTI
	0x4001 3800 - 0x4001 3BFF	SYSCFG
	0x4001 3400 - 0x4001 37FF	SPI4
	0x4001 3000 - 0x4001 33FF	SPI1/I2S1
	0x4001 2C00 - 0x4001 2FFF	SDMMC1
	0x4001 2400 - 0x4001 2BFF	Reserved
	0x4001 2000 - 0x4001 23FF	ADC1 - ADC2 - ADC3
	0x4001 1C00- 0x4001 1FFF	SDMMC2
	0x4001 1800 - 0x4001 1BFF	Reserved
	0x4001 1400 - 0x4001 17FF	USART6
	0x4001 1000 - 0x4001 13FF	USART1
	0x4001 0800 - 0x4001 0FFF	Reserved
	0x4001 0400 - 0x4001 07FF	TIM8
0x4001 0000 - 0x4001 03FF	TIM1	

Table 13. STM32F722xx and STM32F723xx register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Peripheral
	0x4000 8000- 0x4000 FFFF	Reserved
APB1	0x4000 7C00 - 0x4000 7FFF	UART8
	0x4000 7800 - 0x4000 7BFF	UART7
	0x4000 7400 - 0x4000 77FF	DAC
	0x4000 7000 - 0x4000 73FF	PWR
	0x4000 6800 - 0x4000 6FFF	Reserved
	0x4000 6400 - 0x4000 67FF	CAN1
	0x4000 6000 - 0x4000 63FF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I2C3
	0x4000 5800 - 0x4000 5BFF	I2C2
	0x4000 5400 - 0x4000 57FF	I2C1
	0x4000 5000 - 0x4000 53FF	UART5
	0x4000 4C00 - 0x4000 4FFF	UART4
	0x4000 4800 - 0x4000 4BFF	USART3
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	Reserved
	0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3
	0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2
	0x4000 3400 - 0x4000 37FF	Reserved
	0x4000 3000 - 0x4000 33FF	IWDG
	0x4000 2C00 - 0x4000 2FFF	WWDG
	0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers
	0x4000 2400 - 0x4000 27FF	LPTIM1
	0x4000 2000 - 0x4000 23FF	TIM14
	0x4000 1C00 - 0x4000 1FFF	TIM13
	0x4000 1800 - 0x4000 1BFF	TIM12
	0x4000 1400 - 0x4000 17FF	TIM7
0x4000 1000 - 0x4000 13FF	TIM6	
0x4000 0C00 - 0x4000 0FFF	TIM5	
0x4000 0800 - 0x4000 0BFF	TIM4	
0x4000 0400 - 0x4000 07FF	TIM3	
0x4000 0000 - 0x4000 03FF	TIM2	

1. The gray color is used for reserved Flash memory addresses.


2. Only for the STM32F723xx devices.

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

5.1 LQFP64 – 10 x 10 mm, low-profile quad flat package information

Figure 25. LQFP64 – 10 x 10 mm, low-profile quad flat package outline



1. Drawing is not to scale.

Table 14. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data


Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	0.0630
A1	0.05	-	0.15	0.0020	-	0.0059

Table 14. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A2	1.350	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
c	0.09	-	0.20	0.0035		0.0079
D	-	12.00	-	-	0.4724	-
D1	-	10.00	-	-	0.3937	-
D3	-	7.50	-	-	0.2953	-
E	-	12.00	-	-	0.4724	-
E1	-	10.00	-	-	0.3937	-
E3	-	7.50	-	-	0.2953	-
e	-	0.50	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	-	1.00	-	-	0.0394	-
ccc	-	-	0.08	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.


Figure 26. LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint



1. Dimensions are in millimeters.

5.2 LQFP100, 14 x 14 mm low-profile quad flat package information

Figure 27. LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline



1. Drawing is not to scale.

Table 15. LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data


Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378

Table 15. LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.


Figure 28. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

5.3 LQFP144, 20 x 20 mm low-profile quad flat package information

Figure 29. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline



1. Drawing is not to scale.

Table 16. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data


Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.874

Table 16. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.689	-
E	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 30. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package recommended footprint




1. Dimensions are expressed in millimeters.

Table 17. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
E	23.900	-	24.100	0.9409	-	0.9488
e	-	0.500	-	-	0.0197	-
HD	25.900	-	26.100	1.0200	-	1.0276
HE	25.900	-	26.100	1.0200	-	1.0276
L	0.450	-	0.750	0.0177	-	0.0295
L1	-	1.000	-	-	0.0394	-
ZD	-	1.250	-	-	0.0492	-
ZE	-	1.250	-	-	0.0492	-
ccc	-	-	0.080	-	-	0.0031
k	0°	-	7°	0°	-	7°

1. Values in inches are converted from mm and rounded to 4 decimal digits.


Figure 32. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

5.5 UFBGA144 package information

Figure 33. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 18. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.230	0.280	0.320	0.0091	0.0110	0.0126
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185
E	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185
e	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

Table 18. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 34. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint





Table 19. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)

Dimension	Recommended values
Pitch	0.50 mm
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

5.6 UFBGA 176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid array package information

Figure 35. UFBGA 176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package outline



1. Drawing is not to scale.

Table 20. UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.002	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
b	0.230	0.280	0.330	0.0091	0.0110	0.0130
D	9.950	10.000	10.050	0.3917	0.3937	0.3957
E	9.950	10.000	10.050	0.3917	0.3937	0.3957
e	-	0.650	-	-	0.0256	-
F	0.400	0.450	0.500	0.0157	0.0177	0.0197
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 36. UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array package recommended footprint





Table 21. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)

Dimension	Recommended values
Pitch	0.65 mm
D_{pad}	0.300 mm
D_{sm}	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm

5.7 WLCSP100 - 0.4 mm pitch wafer level chip scale package information

Figure 37.WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

Table 22. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Typ	Min	Max
A	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.17	-	-	0.0067	-
A2	-	0.38	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
Ø b ⁽³⁾	0.22	0.25	0.28	-	0.0098	0.0110
D	4.166	4.201	4.236	-	0.1654	0.1668
E	4.628	4.663	4.698	-	0.1836	0.1850
e	-	0.4	-	-	0.0157	-
e1	-	3.6	-	-	0.1417	-
e2	-	3.6	-	-	0.1417	-
F	-	0.3005	-	-	0.0118	-
G	-	0.5315	-	-	0.0209	-
N	-	100	-	-	3.9370	-
aaa	-	0.1	-	-	0.0039	-
bbb	-	0.1	-	-	0.0039	-
ccc	-	0.1	-	-	0.0039	-
ddd	-	0.05	-	-	0.0020	-
eee	-	0.05	-	-	0.0020	-

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Back side coating.
3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 38. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package recommended footprint




Table 23. WLCSP100 recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.225 mm
Dsm	0.290 mm
Stencil thickness	0.1 mm

5.8 Thermal characteristics

The maximum chip-junction temperature, $T_J \text{ max}$, in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- $T_A \text{ max}$ is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D \text{ max}$ is the sum of $P_{INT} \text{ max}$ and $P_{I/O} \text{ max}$ ($P_D \text{ max} = P_{INT} \text{ max} + P_{I/O} \text{ max}$),
- $P_{INT} \text{ max}$ is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

$P_{I/O} \text{ max}$ represents the maximum power dissipation on output pins where:

$$P_{I/O} \text{ max} = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

6 Ordering information

Table 24. Ordering information scheme

Example:	STM32	F	722	V	C	T	6	xxx
Device family STM32 = ARM-based 32-bit microcontroller								
Product type F = general-purpose								
Device subfamily 722 = STM32F722xx, no OTG PHY HS 723 = STM32F723xx, with OTG PHY HS								
Pin count R = 64 pins V = 100 pins Z = 144 pins I = 176 pins								
Flash memory size C = 256 Kbytes of Flash memory E = 512 Kbytes of Flash memory								
Package T = LQFP K = UFBGA (10 x 10 mm) I = UFBGA (7 x 7 mm) Y = WLCSP								
Temperature range 6 = Industrial temperature range, -40 to 85 °C. 7 = Industrial temperature range, -40 to 105 °C.								
Options xxx = programmed parts TR = tape and reel								

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

Appendix A Recommendations when using internal reset OFF

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry must be disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- V_{BAT} functionality is no more available and VBAT pin should be connected to V_{DD}.
- The over-drive mode is not supported.

A.1 Operating conditions

Table 25. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f _{Flashmax})	Maximum Flash memory access frequency with wait states ⁽¹⁾⁽²⁾	I/O operation	Possible Flash memory operations
V _{DD} = 1.7 to 2.1 V ⁽³⁾	Conversion time up to 1.2 Msps	20 MHz	180 MHz with 8 wait states and over-drive OFF	– No I/O compensation	8-bit erase and program operations only

1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
2. Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states given here does not impact the execution speed from the Flash memory since the ART accelerator or L1-cache allows to achieve a performance equivalent to 0-wait state program execution.
3. V_{DD}/V_{DDA} minimum value of 1.7 V, with the use of an external power supply supervisor (refer to [Section 2.15.1: Internal reset ON](#)).

Revision history

Table 26. Document revision history

Date	Revision	Changes
21-Sep-2016	1	Initial release.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

