

#### DISCLAIMER

The information contained in this document is proprietary and confidential to Pericom Semiconductor Cooperation (PSC). No part of this document may be copied or reproduced in any form or by any means without prior written consent of PSC.

The information in this document is subjected to change without notice. PSC retains the right to make changes to this document at any time without notice. While the information contained in this document has been checked for accuracy, such information is preliminary, and PSC does not warrant the accuracy and completeness of such information. PSC does not assume any liability or responsibility for damages arising from any use of the information contained in this document.

#### LIFE SUPPORT POLICY

Pericom Semiconductor Corporation's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of PSC.

- 1) Life support devices or system are devices or systems which:
  - a) Are intended for surgical implant into the body or
  - b) Support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Pericom Semiconductor Corporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom Semiconductor does not assume any responsibility for use of any circuitry described other than the circuitry embodied in a Pericom Semiconductor product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Pericom Semiconductor Corporation.

All other trademarks are of their respective companies.



# **REVISION HISTORY**

Date	<b>Revision Number</b>	Description		
7/13/11	0.1	Preliminary Datasheet		
9/13/11	0.2	Updated Section 3.3 Miscellaneous Signals (GPIO[2] and GPIO[3])		
		Updated Section 4.1 Pin List (GPIO[2] and GPIO[3])		
11/23/11	0.3	Updated Section 1 Features (integrated reference clock)		
		Updated Section 3.1 PCI Express Interface Signals (Added REFCLKI_P,		
		REFCLKI_N, REFCLKO_P[2:0], REFCLKO_N[2:0], and IREF)		
8/10/12	1.0	Updated Section 1 Features (OBFF and LTR support)		
		Updated Section 3 Pin Description (VDDC, VDDCAUX, and AVDD)		
		Updated Section 6 EEPROM Interface And System Management Bus		
		Updated Section 7 Register Description		
11/22/12	1.1	Updated Section 3.3 Miscellaneous Signals (NC and Test)		
		Updated Section 4.1 Pin List		
		Updated Figure 12 1 Package outline drawing		
		Updated Table 8-1 Clock Requirement		
1/2/13	1.2	Updated Section 3 Pin Description (PWR_SAV, TCK, TRST_L, and NC)		
		Added Section 11.4 AC Switching Characteristics of Clock Buffer		
		Updated Section 4.1 Pin List		
10/25/13	1.3	Updated Section 1 (512-byte maximum payload size support, No-blocking		
		capability)		
		Updated Section 3 (Removed internal resistance for DWNRST_L[2:1],		
		CLKBUF_PD, VC1_EN, RXPOLINV_DIS, PL_512B, PRSNT[2:1],		
		SLOTCLK, SLOT_IMP[2:1], EEPD, SMBCLK, SMBDATA, SCAN_EN,		
		GPIO[7:0], PWR_SAV, TMS, TDI, and TRST_L)		
		Updated Section 5.1 Physical Layer Circuit		
		Updated Section 5.1.7 Drive De-Emphasis		
		Updated Section 7.2.75 Device Capabilities Register (Max_Payload_Size		
		Supported)		
		Updated Section 13 Ordering Information		
		Updated Table 11-2 DC Electrical Characteristics		
		Updated Figure 12-2 Package Bottom View		

Downloaded from Arrow.com.



# **TABLE OF CONTENTS**

1	FEATURES9					
2	GENERAL DESCRIPTION					
3	PIN DESCRIPTION					
	3.1 PCI EXPRESS INTERFACE SIGNALS	12				
	3.2 PORT CONFIGURATION SIGNALS					
	3.3 MISCELLANEOUS SIGNALS					
	3.4 JTAG BOUNDARY SCAN SIGNALS					
	3.5 POWER PINS					
4	PIN ASSIGNMENTS					
	4.1 PIN LIST OF 136-PIN QFN	16				
5	FUNCTIONAL DESCRIPTION					
	5.1 PHYSICAL LAYER CIRCUIT					
	5.1.1 RECEIVER DETECTION					
	5.1.2 RECEIVER SIGNAL DETECTION					
	5.1.3 RECEIVER EQUALIZATION					
	5.1.4 TRANSMITTER SWING					
	5.1.5 DRIVE AMPLITUDE AND DE-EMPHASIS SETTINGS					
	5.1.6 DRIVE AMPLITUDE					
	5.1.7 DRIVE DE-EMPHASIS					
	5.1.8 TRANSMITTER ELECTRICAL IDLE LATENCY					
	5.2 DATA LINK LAYER (DLL).					
	5.3 TRANSACTION LAYER RECEIVE BLOCK (TLP DECAPSULATION)					
	5.4 ROUTING					
	5.5 TC/VC MAPPING					
	5.6 QUEUE					
	5.6.1 PH					
	5.6.2 PD					
	5.6.3 NPHD					
	5.6.4 CPLH					
	5.6.5 CPLD					
	5.7 TRANSACTION ORDERING					
	5.8 PORT ARBITRATION					
	5.9 VC ARBITRATION					
	5.10 FLOW CONTROL					
	5.11 TRANSATION LAYER TRANSMIT BLOCK (TLP ENCAPSULATION)					
6	EEPROM INTERFACE AND SYSTEM MANAGEMENT BUS	25				
	6.1 EEPROM INTERFACE	25				
	6.1.1 AUTO MODE EERPOM ACCESS					
	6.1.2 EEPROM MODE AT RESET					
	6.1.3 EEPROM SPACE ADDRESS MAP					
	6.1.4 MAPPING EEPROM CONTENTS TO CONFIGURATION REGISTERS					
	6.2 SMBUS INTERFACE					
7	REGISTER DESCRIPTION					
	7.1 REGISTER TYPES					

www.pericom.com



			sheet
7.2		ENT MODE CONFIGURATION REGISTERS	
7.2		OR ID REGISTER – OFFSET 00h	
7.2		E ID REGISTER – OFFSET 00h	
7.2		AND REGISTER – OFFSET 04h	
7.2		RY STATUS REGISTER – OFFSET 04h	
7.2	2.5 REVISI	ON ID REGISTER – OFFSET 08h	41
7.2	2.6 CLASS	CODE REGISTER – OFFSET 08h	41
7.2		E LINE REGISTER – OFFSET 0Ch	
7.2	2.8 PRIMA	RY LATENCY TIMER REGISTER – OFFSET 0Ch	41
7.2	2.9 HEADI	ER TYPE REGISTER – OFFSET 0Ch	41
7.2	2.10 PRIMA	RY BUS NUMBER REGISTER – OFFSET 18h	41
7.2	2.11 SECON	DARY BUS NUMBER REGISTER – OFFSET 18h	42
7.2		DINATE BUS NUMBER REGISTER – OFFSET 18h	
		DARY LATENCY TIMER REGISTER – OFFSET 18h	
		SE ADDRESS REGISTER – OFFSET 1Ch	
		AT ADDRESS REGISTER – OFFSET 1Ch	
		DARY STATUS REGISTER – OFFSET 1Ch	
		RY BASE ADDRESS REGISTER – OFFSET 20h	
		RY LIMIT ADDRESS REGISTER – OFFSET 20h	
		TCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 2000 TCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 24h	
		TCHABLE MEMORT BASE ADDRESS REGISTER – OFFSET 24h TCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h	
		TCHABLE MEMORT LIMIT ADDRESS REGISTER – OFFSET 24n TCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER – OFFSET 28h	
		TCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER – OFFSET 2Ch	
		SE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h	
		IIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h	
		ILITY POINTER REGISTER – OFFSET 34h	
		RUPT LINE REGISTER – OFFSET 3Ch	
		RUPT PIN REGISTER – OFFSET 3Ch	
		E CONTROL REGISTER – OFFSET 3Ch	
		R MANAGEMENT CAPABILITY ID REGISTER – OFFSET 40h	
7.2	2.30 NEXT I	TEM POINTER REGISTER – OFFSET 40h	46
7.2		R MANAGEMENT CAPABILITIES REGISTER – OFFSET 40h	
7.2	2.32 POWE	R MANAGEMENT DATA REGISTER – OFFSET 44h	47
7.2	2.33 PPB SU	JPPORT EXTENSIONS – OFFSET 44h	47
7.2	2.34 DATA I	REGISTER – OFFSET 44h	47
7.2	2.35 MSI CA	PABILITY ID REGISTER – OFFSET 4Ch (Downstream Port Only)	48
7.2	2.36 NEXT I	TEM POINTER REGISTER – OFFSET 4Ch (Downstream Port Only)	48
7.2		GE CONTROL REGISTER – OFFSET 4Ch (Downstream Port Only)	
7.2		GE ADDRESS REGISTER – OFFSET 50h (Downstream Port Only)	
		GE UPPER ADDRESS REGISTER – OFFSET 54h (Downstream Port Only)	
		GE DATA REGISTER – OFFSET 58h (Downstream Port Only)	
		APABILITY ID REGISTER – OFFSET 5Ch (Upstream Port Only)	
		TEM POINTER REGISTER – OFFSET 5Ch (Upstream Port Only)	
		EGISTER – OFFSET 5Ch (Upstream Port Only)	
		ATA REGISTER – OFFSET 60h (Upstream Port Only)	
		DR SPECIFIC CAPABILITY ID REGISTER – OFFSET 64h	
		TEM POINTER REGISTER – OFFSET 64h	
		H REGISTER – OFFSET 64h	
		SR0 – OFFSET 68h (Test Purpose Only)	
		SR1 – OFFSET 6Ch (Test Purpose Only)	
		Y TIME-OUT COUNTER – OFFSET 70h	
		WLEDGE LATENCY TIMER – OFFSET 70h	
7.2	2.52 SWITC	H OPERATION MODE – OFFSET 74h (Upstream Port)	51



		asheet
7.2.53	SWITCH OPERATION MODE – OFFSET 74h (Downstream Port)	
7.2.54	XPIP_CSR2 – OFFSET 78h	
7.2.55	PHY PARAMETER 1 – OFFSET 7Ah	
7.2.56	PHY PARAMETER 2 – OFFSET 7Ch	
7.2.57	<i>XPIP_CSR3 – OFFSET 80h</i>	
7.2.58	<i>XPIP_CSR4 – OFFSET 84h</i>	
7.2.59	<i>XPIP_CSR5 – OFFSET 88h</i>	
7.2.60	TL_CSR – OFFSET 8Ch	
7.2.61	PHY parameter 3 – OFFSET 90h	
7.2.62	PHY parameter 4 - OFFSET 94h	55
7.2.63	Operation Mode –OFFSET 98h	
7.2.64	SSID/SSVID CAPABILITY ID REGISTER – OFFSET B0h	
7.2.65	NEXT ITEM POINTER REGISTER – OFFSET Boh	
7.2.66	SUBSYSTEM VENDOR ID REGISTER – OFFSET B4h	
7.2.67	SUBSYSTEM ID REGISTER – OFFSET B4h	
7.2.68	GPIO CONTROL REGISTER – OFFSET B&h (Upstream Port Only)	
7.2.68	EEPROM CONTROL REGISTER – OFFSET Bon (Opstream Fort Only)	
	EEPROM CONTROL REGISTER – OFFSET BCh (Opstream Fort Only) EEPROM ADDRESS REGISTER – OFFSET BCh (Upstream Port Only)	
7.2.70		
7.2.71	EEPROM DATA REGISTER – OFFSET BCh (Upstream Port Only)	
7.2.72	PCI EXPRESS CAPABILITY ID REGISTER – OFFSET COh	
7.2.73	NEXT ITEM POINTER REGISTER – OFFSET COh	
7.2.74	PCI EXPRESS CAPABILITIES REGISTER – OFFSET COh	
7.2.75	DEVICE CAPABILITIES REGISTER – OFFSET C4h	
7.2.76	DEVICE CONTROL REGISTER – OFFSET C8h	
7.2.77	DEVICE STATUS REGISTER – OFFSET C8h	
7.2.78	LINK CAPABILITIES REGISTER – OFFSET CCh	
7.2.79	LINK CONTROL REGISTER – OFFSET D0h	62
7.2.80	LINK STATUS REGISTER – OFFSET D0h	
7.2.81	SLOT CAPABILITIES REGISTER (Downstream Port Only) – OFFSET D4h	
7.2.82	SLOT CONTROL REGISTER (Downstream Port Only) – OFFSET D8h	64
7.2.83	SLOT STATUS REGISTER (Downstream Port Only) – OFFSET D8h	65
7.2.84	DEVICE CAPABILITIES REGISTER 2 – OFFSET E4h	
7.2.85	DEVICE CONTROL REGISTER 2 – OFFSET E8h	
7.2.86	DEVIDE STATUS REGISTER 2 – OFFSET EAh	
7.2.87	LINK CAPABILITIES REGISTER 2 – OFFSET ECh	
7.2.88	LINK CONTROL REGISTER 2 – OFFSET F0h	
7.2.89	LINK STATUS REGISTER 2 – OFFSET F2h	
7.2.90	SLOT CAPABILITIES REGISTER 2 – OFFSET F4h	
7.2.91	SLOT CONTORL REGISTER 2 – OFFSET F8h	
7.2.92	SLOT STATUS REGISTER 2 – OFFSET FAh	
7.2.93	PCI EXPRESS ADVANCED ERROR REPORTING CAPABILITY ID REGISTER – OFFSET 1	
7.2.93	CAPABILITY VERSION – OFFSET 100h	
7.2.94	NEXT ITEM POINTER REGISTER – OFFSET 100h	
7.2.95	UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 100h	
7.2.90	UNCORRECTABLE ERROR MASK REGISTER – OFFSET 104n	
7.2.98	UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch	
7.2.99	CORRECTABLE ERROR STATUS REGISTER – OFFSET 110 h	
7.2.100	CORRECTABLE ERROR MASK REGISTER – OFFSET 114 h	
7.2.101	ADVANCE ERROR CAPABILITIES AND CONTROL REGISTER – OFFSET 118h	
7.2.102	HEADER LOG REGISTER – OFFSET From 11Ch to 128h	
7.2.103	PCI EXPRESS VIRTUAL CHANNEL CAPABILITY ID REGISTER – OFFSET 140h	
7.2.104	CAPABILITY VERSION – OFFSET 140h	
7.2.105	NEXT ITEM POINTER REGISTER – OFFSET 140h	



			Datasheet
	7.2.106	PORT VC CAPABILITY REGISTER 1 – OFFSET 144h	
	7.2.107	PORT VC CAPABILITY REGISTER 2 – OFFSET 148h	
	7.2.108	PORT VC CONTROL REGISTER – OFFSET 14Ch	
	7.2.109	PORT VC STATUS REGISTER – OFFSET 14Ch	
	7.2.110	VC RESOURCE CAPABILITY REGISTER (0) – OFFSET 150h	
	7.2.111	VC RESOURCE CONTROL REGISTER (0) – OFFSET 154h	
	7.2.112	VC RESOURCE STATUS REGISTER (0) – OFFSET 158h	
	7.2.113	VC RESOURCE CAPABILITY REGISTER (1) – OFFSET 15Ch	
	7.2.114	VC RESOURCE CONTROL REGISTER (1) – OFFSET 160h	
	7.2.115	VC RESOURCE STATUS REGISTER (1) – OFFSET 164h	
	7.2.116	VC ARBITRATION TABLE REGISTER – OFFSET 170h	
	7.2.117	PORT ARBITRATION TABLE REGISTER (0) and (1) – OFFSET 180h and 1C0h	
	7.2.118	PCI EXPRESS POWER BUDGETING CAPABILITY ID REGISTER – OFFSET 20Ch	
	7.2.119	CAPABILITY VERSION – OFFSET 20Ch	
	7.2.120	NEXT ITEM POINTER REGISTER – OFFSET 20Ch	
	7.2.121	DATA SELECT REGISTER – OFFSET 210h	
	7.2.122	POWER BUDGETING DATA REGISTER – OFFSET 214h	
	7.2.123	POWER BUDGET CAPABILITY REGISTER – OFFSET 218h	
	7.2.124	ACS EXTENDED CAPABILITY HEADER – OFFSET 220h (Downstream Port only).	
	7.2.125	ACS CAPABILITY REGISTER – OFFSET 224h (Downstream Port only)	
	7.2.126	EGRESS CONTROL VECTOR – OFFSET 228h (Downstream Port only)	
	7.2.127	LTR EXTENDED CAPABILITY HEADER – OFFSET 230h (Upstream Port only)	
	7.2.128	MAX SNOOP LATENCY REGISTER – OFFSET 234h (Upstream Port only)	
	7.2.129	MAX NO-SNOOP LATENCY REGISTER – OFFSET 236h (Upstream Port only)	
8	CLOCK	SCHEME	81
9	IEEE 11	49.1 COMPATIBLE JTAG CONTROLLER	82
	9.1 INS	TRUCTION REGISTER	82
		PASS REGISTER	
		VICE ID REGISTER	
		UNDARY SCAN REGISTER	
		G BOUNDARY SCAN REGISTER ORDER	
10	POWER	MANAGEMENT	84
11	<b>БІ БСТІ</b>	RICAL AND TIMING SPECIFICATIONS	85
		SOLUTE MAXIMUM RATINGS	
		SPECIFICATIONS	
		SPECIFICATIONS	
	11.4 AC	SWITCHING CHARACTERISTICS OF CLOCK BUFFER	
12	PACKA	GE INFORMATION	89
13	ORDER	ING INFORMATION	91



# **TABLE OF FIGURES**

FIGURE 5-1 DRIVER OUTPUT WAVEFORM	19
FIGURE 6-1 SMBUS ARCHITECTURE IMPLEMENTATION ON PI7C9X2G303EL	36
FIGURE 12-1 PACKAGE OUTLINE DRAWING	89
FIGURE 12-2 PACKAGE BOTTOM VIEW	90

# LIST OF TABLES

TABLE 5-1 RECEIVER DETECTION THRESHOLD SETTINGS	
TABLE 5-2 RECEIVER SIGNAL DETECT THRESHOLD	.18
TABLE 5-3 RECEIVER EQUALIZATION SETTINGS	.18
TABLE 5-4 TRANSMITTER SWING SETTINGS	18
TABLE 5-5 DRIVE AMPLITUDE BASE LEVEL REGISTERS	
TABLE 5-6 DRIVE AMPLITUDE BASE LEVEL SETTINGS	.19
TABLE 5-7 DRIVE DE-EMPHASIS BASE LEVEL REGISTER	.20
TABLE 5-8 DRIVE DE-EMPHASIS BASE LEVEL SETTINGS	20
TABLE 5-9 SUMMARY OF PCI EXPRESS ORDERING RULES	.23
TABLE 6-1 SMBUS ADDRESS PIN CONFIGURATION	.36
TABLE 7-1 REGISTER ARRAY LAYOUT FOR VC ARBITRATION	.76
TABLE 7-2 TABLE ENTRY SIZE IN 4 BITS	
TABLE 8-1 INPUT CLOCK REQUIREMENTS	81
TABLE 9-1 INSTRUCTION REGISTER CODES	
TABLE 9-2 JTAG DEVICE ID REGISTER	.82
TABLE 9-3 JTAG BOUNDARY SCAR REGISTER DEFINITION	.83
TABLE 11-1 ABSOLUTE MAXIMUM RATINGS	.85
TABLE 11-2 DC ELECTRICAL CHARACTERISTICS	.85
TABLE 11-3 PCI EXPRESS INTERFACE - DIFFERENTIAL TRANSMITTER (TX) OUTPUT (5.0 GBPS) CHARACTERISTICS.	.86
TABLE 11-4 PCI EXPRESS INTERFACE - DIFFERENTIAL TRANSMITTER (TX) OUTPUT (2.5 GBPS) CHARACTERISTICS.	.86
TABLE 11-5 PCI EXPRESS INTERFACE - DIFFERENTIAL RECEIVER (RX) INPUT (5.0 GBPS) CHARACTERISTICS	.87
TABLE 11-6 PCI EXPRESS INTERFACE - DIFFERENTIAL RECEIVER (RX) INPUT (2.5 GBPS) CHARACTERISTICS	.87
TABLE 11-7 CLOCK BUFFER - AC SWITCHING CHARACTERISTICS	.88



# **1** Features

- 3-lane PCI Express Gen 2 Switch with 3 PCI Express ports
- Supports "Cut-through" (Default) as well as "Store and Forward" mode for packet switching
- Peer-to-peer switching between any two downstream ports
- 150 ns typical latency for packet routed through Switch without blocking
- Integrated reference clock for downstream ports
- Strapped pins configurable with optional EEPROM or SMBus
- SMBus interface support
- Compliant with System Management (SM) Bus, Version 1.0
- Compliant with PCI Express Base Specification Revision 2.1
- Compliant with PCI Express CEM Specification Revision 2.0
- Compliant with PCI-to-PCI Bridge Architecture Specification Revision 1.2
- Compliant with Advanced Configuration Power Interface (ACPI) Specification
- Reliability, Availability and Serviceability
  - Supports Data Poisoning and End-to-End CRC
  - Advanced Error Reporting and Logging
  - IEEE 1149.6 JTAG interface support
- Advanced Power Saving
  - Empty downstream ports are set to idle state to minimize power consumption
- Link Power Management
  - Supports L0, L0s, L1, L2, L2/L3<sub>Ready</sub> and L3 link power states
  - Active state power management for L0s and L1 states
- Device State Power Management
  - Supports D0, D3<sub>Hot</sub> and D3<sub>Cold</sub> device power states
  - 3.3V Aux Power support in D3<sub>Cold</sub> power state
- Port Arbitration: Round Robin (RR), Weighted RR and Time-based Weighted RR
- Extended Virtual Channel capability
  - Two Virtual Channels (VC) and Eight Traffic Class (TC) support
  - Disabled VCs' buffer is assigned to enabled VCs for resource sharing
  - Independent TC/VC mapping for each port
  - Provides VC arbitration selections: Strict Priority, Round Robin (RR) and Programmable Weighted RR
- Supports Isochronous Traffic
  - Isochronous traffic class mapped to VC1 only
  - Strict time based credit policing
- Supports up to 512-byte maximum payload size
- Programmable driver current and de-emphasis level at each individual port
- Support Access Control Service (ACS) for peer-to-peer traffic
- Support Address Translation (AT) packet for SR-IOV application
- Support OBFF and LTR
- Low Power Dissipation: 650 mW typical in L0 normal mode
- Industrial Temperature Range -40° to 85°C
- 136-pin aQFN 8mm x 8mm package



# **2** GENERAL DESCRIPTION

Similar to the role of PCI/PCIX Bridge in PCI/PCIX bus architecture, the function of PCI Express (PCIE) Switch is to expand the connectivity to allow more end devices to be reached by host controllers in PCIE serial interconnect architecture. The 3-lane PCIE Switch is in 3-port type configuration. It provides users the flexibility to expand or fan-out the PCI Express lanes based on their application needs.

In the PCI Express Architecture, the PCIE Switch forwards posted and non-posted requests, and completion packets in either downstream or upstream direction concurrently as if a virtual PCI Bridge is in operation on each port. By visualizing the port as a virtual Bridge, the Switch can be logically viewed as two-level cascaded multiple virtual PCI-to-PCI Bridges, where one upstream-port Bridge sits on all downstream-port Bridges. Similar to a PCI Bridge during enumeration, each port is given a unique bus number, device number, and function number by the initiating software. The bus number, device number, and function number are combined to form a destination ID for each specific port. In addition to that, the memory-map and IO address ranges are exclusively allocated to each port as well. After the software enumeration is finished, the packets are routed to the dedicated port based on the embedded address or destination ID. To ensure the packet integrity during forwarding, the Switch is not allowed to split the packets to multiple small packets or merge the received packets into a large transmit packet. Also, the IDs of the requesters and completers are kept unchanged along the path between ingress and egress port.

The Switch employs the architecture of Combined Input and Output Queue (CIOQ) in implementation. The main reason for choosing CIOQ is that the required memory bandwidth of input queue equals to the bandwidth of ingress port rather than increasing proportionally with port numbers as an output queue Switch does. The CIOQ at each ingress port contains separate dedicated queues to store packets. The packets are arbitrated to the egress port based on the PCIe transaction-ordering rule. For the packets without ordering information, they are permitted to pass over each other in case that the addressed egress port is available to accept them. As to the packets required to follow the ordering rule, the Head-Of-Line (HOL) issue becomes unavoidable for packets destined to different egress ports since the operation of producer-consumer model has to be retained; otherwise the system might occur hang-up problem. On the other hand, the Switch places replay buffer at each egress port to defer the packets before sending it out. This can assure the maximum throughput being achieved and therefore the Switch works efficiently. Another advantage of implementing CIOQ in PCIe Switch is that the credit announcement to the counterpart is simplified and streamlined because of the credit-based flow control protocol. The protocol requires that each ingress port maintains the credits independently without checking other ports' credit availability, which is otherwise required by pure output queue architecture.

The Switch supports two virtual channels (VC0, VC1) and eight traffic classes (TC0 ~ TC7) at each port. The ingress port independently assigns packets into the preferred virtual channel while the egress port outputs the packet based on the predefined port and VC arbitration algorithm. For instance, the isochronous packet is given a special traffic class number other than TC0 and mapped into VC1 accordingly. By employing the strict time based credit policy for port arbitration and assigning higher priority to VC1 than VC0, the Switch can therefore guarantee the time-sensitive packet is not blocked by regular traffic to assure the quality of service. In addition, some data-centric applications only carry TC0/VC0 traffic. As a result, there are no packets that would consume VC1 bandwidth. In order to improve the efficiency of buffer usage, the unused VC1 queues can be reassigned to VC0 and enable each of the ingress ports to handle more data traffic bursts. This virtual channel resource relocation feature enhances the performance of the PCIe Switch further.

The Switch provides the advanced feature of Access Control Service (ACS). This feature regulates which components are allowed to communicate with each other within the PCIe multiple-point fabric, and allows the system to have more control over packet routing in the Switch. As a result, peer-to-peer traffic can be facilitated more accurately and efficiently. When the system also implements Address Translation Service (ATS), the peer-to-peer requests with translated address can be routed directly by enabling the corresponding option in ACS to avoid



possible performance bottleneck associated with re-direction, which introduces extra latency and may increase link and RC congestion.

The built-in Integrated Reference Clock Buffer of the PCI Express Switch supports three reference clock outputs. The clock buffer is from a single 100MHz clock input, and distributes the clock source to three outputs, which can be used by the downstream PCI Express end devices. The clock buffer feature can be enabled and disabled by strapping pin setting.



# **3 PIN DESCRIPTION**

## 3.1 PCI EXPRESS INTERFACE SIGNALS

NAME	PIN	TYPE	DESCRIPTION
REFCLKP	A24	Ι	Reference Clock Input Pair: Connect to 100MHz differential clock
REFCLKN	A22		when integrated reference clock buffer is disabled (CLKBUF_PD=1),
			or connect to one of the Integrated Reference Clock Output Pairs
			(REFCLKO_P and REFCLKO_N) of this Switch when integrated
			reference clock buffer is enabled (CLKBUF_PD=0).
			The input clock signals must be delivered to the clock buffer cell
			through an AC-coupled interface so that only the AC information of
			the clock is received, converted, and buffered. It is recommended that a
			0.1uF be used in the AC-coupling.
PERP[2:0]	A28, C33, C9	I	PCI Express Data Serial Input Pairs: Differential data receive
()		-	signals in three ports.
			signals in thee ports.
			Port 0 (Upstream Port) is PERP[0] and PERN[0]
			Port 1 (Downstream Port) is PERP[1] and PERN[1]
PERN[2:0]	A26, C31,	Ι	Port 2 (Downstream Port) is PERP[2] and PERN[2]
	C11		1 of 2 (Bownsteam 1 of ) is 1 EKT [2] and 1 EKT [2]
PETP[2:0]	C25, C29,	0	PCI Express Data Serial Output Pairs: Differential data transmit
111[2.0]	A10	0	signals in three ports.
	Alto		signals in unce ports.
			Port 0 (Upstream Port) is PETP[0] and PETN[0]
			Port 1 (Downstream Port) is PETP[1] and PETN[1]
PETN[2:0]	C23, C27,	0	Port 2 (Downstream Port) is PETP[2] and PETN[2]
PEIN[2:0]	A12	0	Fort 2 (Downstream Fort) is FETF[2] and FETN[2]
	A12		
PERST_L	M1	Ι	System Reset (Active LOW): When PERST_L is asserted, the
			internal states of whole chip except sticky logics are initialized.
DWNRST_L[2:1]	J3, F1	0	Downstream Device Reset (Active LOW): DWNRST_L provides a
			reset signal to the devices connected to the downstream ports of the
			switch. The signal is active when either PERST_L is asserted or the
			device is just plugged into the switch. DWNRST_L [x] corresponds to
			Portx, where $x = 1, 2, 3$ .
REXT	A18	Ι	External Reference Resistor: Connect an external resistor (1.43K
			Ohm +/- 1%) to REXT_GND to provide a reference to both the bias
			currents and impedance calibration circuitry.
REXT_GND	C15	Ι	External Reference Resistor Ground: Connect to an external resistor
			to REXT.
REFCLKI_P,	AE35, AH37	Ι	Integrated Reference Clock Input Pair: Connect to external
REFCLKI_N	,		100MHz differential clock for the integrated reference clock buffer.
REFCLKO_P[2:0]	AB37, V37,	0	Integrated Reference Clock Output Pairs: 100MHz external
	P37	2	differential clock outputs for the integrated reference clock buffer.
REFCLKO_N[2:0]	AD37, Y37,	0	anterentari erech ouputs for the integrated reference clock burler.
KEI CERO_14[2.0]	T37	0	
IREF	R35	I	Differential Reference Clock Output Current Resistor: External
	1.55	1	resistor connection to set the differential reference clock output current
CLKBUF_PD	AR29	Ι	<b>Reference Clock Output Pairs Power Down:</b> When CLKBUF_PD is
	111(2)	1	asserted high, the integrated reference clock buffer and Reference
			Clock Outputs are disabled.
			Ciock Outputs are disabled.



# 3.2 PORT CONFIGURATION SIGNALS

NAME	PIN	TYPE	DESCRIPTION
VC1_EN	W3	Ι	Virtual Channel 1Resource Sharing Enable: The chip provides the capability to support virtual channel 1 (VC1), in addition to the standard virtual channel 0. When this pin is asserted high, Virtual Channel 1 is enabled, and virtual channel resource sharing is not available. When it is asserted low, the chip would allocate the additional VC1 resource to VC0, and VC1 capability is disabled.
RXPOLINV_DIS	AE3	Ι	<b>Rx Polarity Inversion Disable:</b> When RXPOLINV_DIS is asserted high, it indicates to disable Rx Polarity Inversion detection function. Otherwise, it indicates to enable Rx Polarity Inversion detection function.
PL_512B	AR23	Ι	<b>Max. Payload Size 512B:</b> When PL_512B is asserted high, it indicates the max. payload size capability is 512B. Otherwise, it indicates the max. Payload size is 256B.
PRSNT[2:1]	AA3, Y1	Ι	<b>Present:</b> When PRSNT is asserted low, it indicates that the device is present in the slot of downstream port. Otherwise, it indicates the absence of the device. PRSNT[x] is correspondent to Port x, where $x=1,2,3$ .
SLOTCLK	AR7	Ι	<b>Slot Clock Configuration:</b> It determines if the downstream component uses the same physical reference clock that the platform provides on the connector. When SLOTCLK is high, the platform reference clock is employed. By default, all downstream ports use the same physical reference clock provided by platform. SLOTCLK is set to "1" by default.
SLOT_IMP[2:1]	AU16, AR15	Ι	<b>Slot Implemented:</b> These signals are asserted to indicate that the downstream ports are connected to slots. SLOT_IMP[x] corresponds to Portx, where x= 1,2. When SLOT_IMP[x] is asserted, the Portx is connected to slot.

# 3.3 MISCELLANEOUS SIGNALS

NAME	PIN	TYPE	DESCRIPTION
EECLK	AJ35	0	EEPROM Clock: Clock signal to the EEPROM interface.
EEPD	AK37	I/O	<b>EEPROM Data:</b> Bi-directional serial data interface to and from the
			EEPROM. The pin is set to '1' by default.
SMBCLK	AH1	Ι	SM Bus Clock: System management Bus Clock.
SMBDATA	AK1	I/O	SM Bus Data: Bi-Directional System Management Bus Data.
SCAN_EN	AG35	I/O	Full-Scan Enable Control: For normal operation, SCAN_EN is an
			output with a value of "0". SCAN_EN becomes an input during
			manufacturing testing.
GPIO[7:0]	AU14, AR13,	I/O	General Purpose Input and Output: These eight general-purpose
	AU12, AU10,		pins are programmed as either input-only or bi-directional pins by
	AR11, AU8,		writing the GPIO output enable control register.
	AU6, AR9		When SMBus is implemented, GPIO[7:5] act as the SMBus address
			pins, which set Bit 2 to 0 of the SMBus address.
PWR_SAV	AJ3	Ι	Power Saving Mode: PWR_SAV is a strapping pin. When this pin is
			pulled high when system is reset, the Power Saving Mode is enabled.
			When this pin is pulled low when system is reset, the Power Saving
			Mode is disabled. When this pin is pulled low, it should be tied to
			ground through a pull-down resistor. When this pin is pulled high, a
			pull-up resistor should be used. The suggested value for the pull-down
			resistor is 330-Ohm.
TEST3	V1	Ι	Test3/4/5/6: These pins are for internal test purpose. Test3, Test4,
TEST4	AD1		Test5 and Test6 should be tied to ground through a pull-down resistor.
TEST5	AF1		
TEST6	AR21		
TEST1	N3	Ι	Test1/2: These pins are for internal test purpose. Test1 and Test2
TEST2	T1		should be tied to 3.3V through a pull-up resistor.

Downloaded from Arrow.com.



	DDJ			asi
NAME	PIN	TYPE	DESCRIPTION	
NC	AF37, A2,		Not Connected: These pins can be just left open.	
	A4, A6, A8,			
	A14, A16,			
	A20, A30,			
	A32, A34,			
	A36, B1,			
	B37, C3, C5,			
	C7, C13,			
	C35, D1,			
	D37, F37,			
	G3, H1, K1,			
	U35, AB1,			
	AC3, AC35,			
	AG3, AL3,			
	AL35, AM1,			
	AM37, AN3,			
	AP1, AP37,			
	AR3, AR5,			
	AR17, AR25,			
	AR27, AR33,			
	AR35, AT1,			
	AT37 AU2,			
	AU4, AU18,			
	AU20, AU22,			
	AU24, AU26,			
	AU28, AU34,			
	AU36			
1			1	

## 3.4 JTAG BOUNDARY SCAN SIGNALS

Name	Pin	Туре	Description
TCK	K37	Ι	Test Clock: Used to clock state information and data into and out of
			the chip during boundary scan. When JTAG boundary scan function is
			not implemented, this pin should be left open (NC).
TMS	H37	Ι	Test Mode Select: Used to control the state of the Test Access Port
			controller. When JTAG boundary scan function is not implemented,
			this pin should be pulled low through a 330-Ohm pull-down resistor.
TDO	N35	0	Test Data Output: When SCAN_EN is high, it is used (in conjunction
			with TCK) to shift data out of the Test Access Port (TAP) in a serial bit
			stream. When JTAG boundary scan function is not implemented, this
			pin should be left open (NC).
TDI	J35	Ι	Test Data Input: When SCAN_EN is high, it is used (in conjunction
			with TCK) to shift data and instructions into the TAP in a serial bit
			stream. When JTAG boundary scan function is not implemented, this
			pin should be left open (NC).
TRST_L	G35	Ι	Test Reset (Active LOW): Active LOW signal to reset the TAP
			controller into an initialized state. When JTAG boundary scan function
			is not implemented, this pin should be pulled low through a 330-Ohm
			pull-down resistor.



## 3.5 POWER PINS

NAME	PIN	TYPE	DESCRIPTION	
VDDC	AN35, B, L,	Р	VDDC Supply (1.0V): Used as digital core power pins.	
	L35			
VDDR	E3, L3, AR19,	Р	VDDR Supply (3.3V): Used as digital I/O power pins.	
	AU32, AR31,			
	E35			
CVDDR	R	Р	CVDDR Supply (3.3V): Used as reference clock power pin.	
VDDCAUX	P1, R3	Р	VDDCAUX Supply (1.0V): Used as auxiliary core power pins.	
VAUX	U3	Р	VAUX Supply (3.3V): Used as auxiliary I/O power pins.	
AVDD	Т	Р	AVDD Supply (1.0V): Used as PCI Express analog power pins.	
AVDDH	C17,	Р	AVDDH Supply (3.3V): Used as PCI Express analog high voltage	
			power pins.	
AGND	C19, C21	Р	Ground: Used as analog ground pins.	
DGND	M37, AU30	Р	Ground: Used as digital ground pins.	
CGND	W35, AA35	Р	Ground: Used as reference clock ground pins.	
VSS	GND	Р	VSS Ground: Used as ground pin.	



# **4 PIN ASSIGNMENTS**

#### 4.1 PIN LIST of 136-PIN QFN

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
A2	NC	C35	NC	AA35	CGND	AR21	TEST6
A4	NC	D1	NC	AB1	NC	AR23	PL_512B
A6	NC	D37	NC	AB37	REFCLKO_P[2]	AR25	NC
A8	NC	E3	VDDR	AC3	NC	AR27	NC
A10	PETP[0]	E35	VDDR	AC35	NC	AR29	CLKBUF_PD
A12	PETN[0]	F1	DWNRST_L[1]	AD1	TEST4	AR31	VDDR
A14	NC	F37	NC	AD37	REFCLKO_N[2]	AR33	NC
A16	NC	G3	NC	AE3	RXPOLINV_DIS	AR35	NC
A18	REXT	G35	TRST_L	AE35	REFCLKI_P	AT1	NC
A20	NC	H1	NC	AF1	TEST5	AT37	NC
A22	REFCLKN	H37	TMS	AF37	NC	AU2	NC
A24	REFCLKP	J3	DWNRST_L[2]	AG3	NC	AU4	NC
A26	PERN[2]	J35	TDI	AG35	SCAN_EN	AU6	GPIO[1]
A28	PERP[2]	K1	NC	AH1	SMBCLK	AU8	GPIO[2]
A30	NC	K37	TCK	AH37	REFCLKI_N	AU10	GPIO[4]
A32	NC	L3	VDDR	AJ3	PWR_SAV	AU12	GPIO[5]
A34	NC	L35	VDDC	AJ35	EECLK	AU14	GPIO[7]
A36	NC	M1	PERSTL	AK1	SMBDATA	AU16	SLOT_IMP[2]
B1	NC	M37	DGND	AK37	EEPD	AU18	NC
B37	NC	N3	TEST1	AL3	NC	AU20	NC
C3	NC	N35	TDO	AL35	NC	AU22	NC
C5	NC	P1	VDDCAUX	AM1	NC	AU24	NC
C7	NC	P37	REFCLKO_P[0]	AM37	NC	AU26	NC
C9	PERP[0]	R3	VDDCAUX	AN3	NC	AU28	NC
C11	PERN[0]	R35	IREF	AN35	VDDC	AU30	DGND
C13	NC	T1	TEST2	AP1	NC	AU32	VDDR
C15	REXT_GND	T37	REFCLKO_N[0]	AP37	NC	AU34	NC
C17	AVDDH	U3	VAUX	AR3	NC	AU36	NC
C19	AGND	U35	NC	AR5	NC	Т	AVDD
C21	AGND	V1	TEST3	AR7	SLOTCLK	В	VDDC
C23	PETN[2]	V37	REFCLKO_P[1]	AR9	GPIO[0]	R	CVDDR
C25	PETP[2]	W3	VC1_EN	AR11	GPIO[3]	L	VDDC
C27	PETN[1]	W35	CGND	AR13	GPIO[6]	GND	VSS
C29	PETP[1]	Y1	PRSNT[1]	AR15	SLOT_IMP[1]		
C31	PERN[1]	Y37	REFCLKO_N[1]	AR17	NC		
C33	PERP[1]	AA3	PRSNT[2]	AR19	VDDR		



# **5** FUNCTIONAL DESCRIPTION

Multiple virtual PCI-to-PCI Bridges (VPPB), connected by a virtual PCI bus, reside in the Switch. Each VPPB contains the complete PCIe architecture layers that consist of the physical, data link, and transaction layer. The packets entering the Switch via one of VPPBs are first converted from serial bit-stream into parallel bus signals in physical layer, stripped off the link-related header by data link layer, and then relayed up to the transaction layer to extract out the transaction header. According to the address or ID embedded in the transaction header, the entire transaction packets are forwarded to the destination VPPB for formatting as a serial-type PCIe packet through the transmit circuits in the data link layer and physical layer. The following sections describe these function elements for processing PCIe packets within the Switch.

## 5.1 PHYSICAL LAYER CIRCUIT

The physical layer circuit design is based on the PHY Interface for PCI Express Architecture (PIPE). It contains Physical Media Attachment (PMA) and Physical Coding Sub-layer (PCS) blocks. PMA includes Serializer/ Deserializer (SERDES), PLL<sup>1</sup>, Clock Recovery module, receiver detection circuits, beacon transmitter, electrical idle detector, and input/output buffers. PCS consists of framer, 8B/10B encoder/decoder, receiver elastic buffer, and PIPE PHY control/status circuitries. To provide the flexibility for port configuration, each lane has its own control and status signals for MAC to access individually. In addition, a pair of PRBS generator and checker is included for PHY built-in self test. The main functions of physical layer circuits include the conversion between serial-link and parallel bus, provision of clock source for the Switch, resolving clock difference in receiver end, and detection of physical layer errors.

In order to meet the needs of different application, the drive amplitude, de-emphasis and equalization of each transmitting channels can be adjusted using EEPROM individually. De-emphasis of -3.5 db is implemented by the transmitters when full swing signaling is used, while an offset can be individually applied to each channel.

# 5.1.1 RECEIVER DETECTION

The physical layer circuits implement receiver detection, which detects the presence of an attached 50 ohm to ground termination as per PCI Express Specification. The detect circuits determine if the voltage levels of the receiver have crossed the internal threshold after a configurable time determined by the Receiver Detection Threshold field in the Physical Layer Control Register 2 (offset 7Ch, bit[6:4]) as listed in Table 5-1, which can be configured by EEPROM settings.

Receiver Detection Threshold	Threshold
000	1.0 us
001	2.0 us
010	4.0 us (Recommended)
011	5.0 us
100	10 us
101	20 us
110	40 us
111	50 us

**Table 5-1 Receiver Detection Threshold Settings** 

<sup>&</sup>lt;sup>1</sup> Multiple lanes could share the PLL.



## 5.1.2 RECEIVER SIGNAL DETECTION

Receiver signal idling is detected with levels above a programmable threshold specified by Receiver Signal Detect field in the Physical Layer Control Register 2 (Offset 7Ch, bit[21:20]) as listed in Table 5-2, which can be configured on a per-port basis via EEPROM settings.

#### **Table 5-2 Receiver Signal Detect Threshold**

Receiver Signal Detect	Min (mV ppd)	Max (mV ppd)
00	50	80
01 (Recommended)	65	175
10	75	200
11	120	240

### 5.1.3 RECEIVER EQUALIZATION

The receiver implements programmable equalizer via the Receiver Equalization field in the Physical Layer Control Register 2 (Offset 7Ch, bit[25:22]) as listed in Table 5-3, which can be configured on a per-port basis via EEPROM settings.

#### **Table 5-3 Receiver Equalization Settings**

<b>Receiver Equalization</b>	Equalization
0000	Off
0010	Low
0110 (Recommended)	Medium
1110	High

### 5.1.4 TRANSMITTER SWING

The PCI Express transmitters support implementations of both full voltage swing and half (low) voltage swing. In full swing signaling mode, the transmitters implement de-emphasis, while in half swing mode, the transmitters do not. The Transmitter Swing field in the Physical Layer Control Register 2 (offset 7Ch, Bit[30]) is used for the selection of full swing signaling or half swing signaling, which can be configured on a per-port basis via EEPROM settings.

Transmitter Swing	Mode	De-emphasis
0	Full Voltage Swing	Implemented
1	Half Voltage Swing	Not implemented

#### 5.1.5 DRIVE AMPLITUDE AND DE-EMPHASIS SETTINGS

Depending on the operation condition (voltage swing and de-emphasis condition), one of the Drive Amplitude Base Level fields in the Physical Layer Control Register 0 (offset 74h) and one of the Drive De-Emphasis Base Level fields in the Physical Layer Control Register 1 (offset 7Ah) are active for configuration of the amplitude and deemphasis.



The final drive amplitude and drive de-emphasis are the summation of the base level value and the offset value. The offset value for drive amplitude is 25 mV pd, and 6.25 mV pd for drive de-emphasis.

The driver output waveform is the synthesis of amplitude and de-emphasis as shown in Figure 5-1. The driver amplitude without de-emphasis is specified as a peak differential voltage level (mVpd), and the driver de-emphasis modifies the driver amplitude.




Figure 5-1 Driver Output Waveform

### 5.1.6 DRIVE AMPLITUDE

Only one of the Drive Amplitude Level field in the Physical Control Register 0 (offset 74h, bit[20:16], bit[25:21] and bit[30:26]) listed in Table 5-5 is active depending on the de-emphasis and swing condition. The settings and the corresponding values of the amplitude level are listed in Table 5-6, which can be configured by EEPROM settings.

Active Register	<b>De-Emphasis Condition</b>	Swing Condition
Drive Amplitude Level (3P5 Nom)	-3.5 db	Full
Drive Amplitude Level (6P0 Nom)	-6.0 db	Full
Drive Amplitude Level (Half)	N/A	Half

**Table 5-6 Drive Amplitude Base Level Settings** 

Setting	Amplitude (mV pd)	Setting	Amplitude (mV pd)	Setting	Amplitude (mV pd)
00000	0	00111	175	01110	350
00001	25	01000	200	01111	375
00010	50	01001	225	10000	400
00011	75	01010	250	10001	425
00100	100	01011	275	10010	450

Oct 2013 – Revision 1.3 Confidential - Pericom Semiconductor 13-0171



00101	125	01100	300	10011	475
00110	150	01101	325	Others	Reserved

Note:

1. Nominal levels. Actual levels will vary with temperature, voltage and board effects.

2. The maximum nominal amplitude of the output driver is 475 mV pd. Combined values of driver amplitude and de-emphasis greater than 475 mV pd should be avoided.

#### 5.1.7 DRIVE DE-EMPHASIS

The Drive De-Emphasis Level field in the Physical Control Register 1 (Offset 7Ah, bit[4:0]) listed in Table 5-7 controls the de-emphasis base level. The settings and the corresponding values of the de-emphasis level are listed in Table 5-8, which can be globally via EEPROM settings.

#### Table 5-7 Drive De-Emphasis Base Level Register

Register	De-Emphasis Condition
Drive De-Emphasis Level	-3.5 db

#### Table 5-8 Drive De-Emphasis Base Level Settings

Setting	De-Emphasis	Setting	De-Emphasis	Setting	De-Emphasis
	(mV pd)		(mV pd)		(mV pd)
00000	0.0	01011	69.0	10110	137.5
00001	6.0	01100	75.0	10111	144.0
00010	12.5	01101	81.0	11000	150.0
00011	19.0	01110	87.0	11001	156.0
00100	25.0	01111	94.0	11010	162.5
00101	31.0	10000	100.0	11011	169.0
00110	37.5	10001	106.0	11100	175.0
00111	44.0	10010	112.5	11101	181.0
01000	50.0	10011	119.0	11110	187.5
01001	56.0	10100	125.0	11111	194.0
01010	62.5	10101	131.0	-	-

Note:

1. Nominal levels. Actual levels will vary with temperature, voltage and board effects.

2. The maximum nominal amplitude of the output driver is 475 mV pd. Combined values of driver amplitude and de-emphasis greater than 475 mV pd should be avoided.

#### 5.1.8 TRANSMITTER ELECTRICAL IDLE LATENCY

After the last character of the PCI Express transmission, the output current is reduced, and a differential voltage of less than 20 mV with common mode of VTX-CM-DC is established within 20 UI. This delay time is programmable via Transmitter PHY Latency field in the Physical Layer Control Register 2 (Offset 7Ch, bit[3:0]), which can be configured by EEPROM settings.

### 5.2 DATA LINK LAYER (DLL)

The Data Link Layer (DLL) provides a reliable data transmission between two PCI Express points. An ACK/NACK protocol is employed to guarantee the integrity of the packets delivered. Each Transaction Layer Packet (TLP) is protected by a 32-bit LCRC for error detection. The DLL receiver performs LCRC calculation to determine if the incoming packet is corrupted in the serial link. If an LCRC error is found, the DLL transmitter would issue a NACK data link layer packet (DLLP) to the opposite end to request a re-transmission, otherwise an ACK DLLP would be sent out to acknowledge on reception of a good TLP.



In the transmitter, a retry buffer is implemented to store the transmitted TLPs whose corresponding ACK/NACK DLLP have not been received yet. When an ACK is received, the TLPs with sequence number equals to and smaller than that carried in the ACK would be flushed out from the buffer. If a NACK is received or no ACK/NACK is returned from the link partner after the replay timer expires, then a replay mechanism built in DLL transmitter is triggered to re-transmit the corresponding packet that receives NACK or time-out and any other TLP transmitted after that packet.

Meanwhile, the DLL is also responsible for the initialization, updating, and monitoring of the flow-control credit. All of the flow control information is carried by DLLP to the other end of the link. Unlike TLP, DLLP is guarded by 16-bit CRC to detect if data corruption occurs.

In addition, the Media Access Control (MAC) block, which is consisted of LTSSM, multiple lanes de-skew, scrambler/de-scrambler, clock correction from inserting skip order-set, and PIPE-related control/status circuits, is implemented to interface physical layer with data link layer.

## 5.3 TRANSACTION LAYER RECEIVE BLOCK (TLP DECAPSULATION)

The receiving end of the transaction layer performs header information retrieval and TC/VC mapping (see section 5.5), and it validates the correctness of the transaction type and format. If the TLP is found to contain an illegal header or the indicated packet length mismatches with the actual packet length, then a Malformed TLP is reported as an error associated with the receiving port. To ensure end-to-end data integrity, a 32-bit ECRC is checked against the TLP at the receiver if the digest bit is set in header.

### 5.4 ROUTING

The transaction layer implements three types of routing protocols: ID-based, address-based, and implicit routing. For configuration reads, configuration writes, transaction completion, and user-defined messages, the packets are routed by their destination ID constituted of bus number, device number, and function number. Address routing is employed to forward I/O or memory transactions to the destination port, which is located within the address range indicated by the address field carried in the packet header. The packet header indicates the packet types including memory read, memory write, IO read, IO write, Message Signaling Interrupt (MSI) and user-defined message. Implicit routing is mainly used to forward system message transactions such as virtual interrupt line, power management, and so on. The message type embedded in the packet header determines the routing mechanism.

If the incoming packet can not be forwarded to any other port due to a miss to hit the defined address range or targeted ID, this is considered as Unsupported Request (UR) packet, which is similar to a master abort event in PCI protocol.

# 5.5 TC/VC MAPPING

The 3-bit TC field defined in the header identifies the traffic class of the incoming packets. To enable the differential service, a TC/VC mapping table at destination port that is pre-programmed by system software or EEPROM pre-load is utilized to cast the TC labeled packets into the desired virtual channel. Note that TC0 traffic is mapped into VC0 channel by default. After the TC/VC mapping, the receive block dispatches the incoming request, completion, or data into the appropriate VC0 and VC1 queues.



## 5.6 QUEUE

In PCI Express, it defines six different packet types to represent request, completion, and data. They are respectively Posted Request Header (PH), Posted Request Data payload (PD), Non-Posted Request Header (NPH), Non-Posted Data Payload (NPD), Completion Header (CPLH) and Completion Data payload (CPLD). Each packet with different type would be put into a separate queue in order to facilitate the following ordering processor. Since NPD usually contains one DW, it can be merged with the corresponding NPH into a common queue named NPHD. Except NPHD, each virtual channel (VC0 or VC1) has its own corresponding packet header and data queue. When only VC0 is needed in some applications, VC1 can be disabled and its resources assigned to VC0 by asserting VC1\_EN (Virtual Channel 1 Enable) to low.

#### 5.6.1 PH

PH queue provides TLP header spaces for posted memory writes and various message request headers. Each header space occupies sixteen bytes to accommodate 3 DW or 4 DW headers. There are two PH queues for VC0 and VC1 respectively.

#### 5.6.2 PD

PD queue is used for storing posted request data. If the received TLP is of the posted request type and is determined to have payload coming with the header, the payload data would be put into PD queue. There are two PD queues for VC0 and VC1 respectively.

#### 5.6.3 NPHD

NPHD queue provides TLP header spaces for non-posted request packets, which include memory read, IO read, IO write, configuration read, and configuration write. Each header space takes twenty bytes to accommodate a 3-DW header, s 4-DW header, s 3-WD header with 1-DW data, and a 4-DW header with 1-DW data. There is only one NPHD queue for VC0, since non-posted request cannot be mapped into VC1.

#### 5.6.4 CPLH

CPLH queue provides TLP header space for completion packets. Each header space takes twelve bytes to accommodate a 3-DW header. Please note that there are no 4-DW completion headers. There are two CPLH queues for VC0 and VC1 respectively.

### 5.6.5 CPLD

CPLD queue is used for storing completion data. If the received TLP is of the completion type and is determined to have payload coming with the header, the payload data would be put into CPLD queue. There are two CPLD queues for VC0 and VC1 respectively.

### 5.7 TRANSACTION ORDERING



Within a VPPB, a set of ordering rules is defined to regulate the transactions on the PCI Express Switch including Memory, IO, Configuration and Messages, in order to avoid deadlocks and to support the Producer-Consumer model. The ordering rules defined in table 5-4 apply within a single Traffic Class (TC). There is no ordering requirement among transactions within different TC labels. Since the transactions with the same TC label are not allowed to map into different virtual channels, it implies no ordering relationship between the traffic in VC0 and VC1.

Row Pass Column	Posted	Read	Non-posted Write	Read	Non-posted Write
	Request	Request	Request	Completion	Completion
Posted Request	Yes/No <sup>1</sup>	Yes <sup>5</sup>	Yes <sup>5</sup>	Yes <sup>5</sup>	Yes <sup>5</sup>
Read Request	No <sup>2</sup>	Yes	Yes	Yes	Yes
Non-posted Write Request	No <sup>2</sup>	Yes	Yes	Yes	Yes
Read Completion	Yes/No <sup>3</sup>	Yes	Yes	Yes	Yes
Non-Posted Write	Yes <sup>4</sup>	Yes	Yes	Yes	Yes
Completion					

#### Table 5-9 Summary of PCI Express Ordering Rules

1. When the Relaxed Ordering Attribute bit is cleared, the Posted Request transactions including memory write and message request must complete on the egress bus of VPPB in the order in which they are received on the ingress bus of VPPB. If the Relaxed Ordering Attribute bit is set, the Posted Request is permitted to pass over other Posted Requests occurring before it.

2. A Read Request transmitting in the same direction as a previously queued Posted Request transaction must push the posted write data ahead of it. The Posted Request transaction must complete on the egress bus before the Read Request can be attempted on the egress bus. The Read transaction can go to the same location as the Posted data. Therefore, if the Read transaction were to pass the Posted transaction, it would return stale data.

3. When the Relaxed Ordering Attribute bit is cleared, a Read completion must "pull" ahead of previously queued posted data transmitting in the same direction. In this case, the read data transmits in the same direction as the posted data, and the requestor of the read transaction is on the same side of the VPPB as the completer of the posted transaction. The posted transaction must deliver to the completer before the read data is returned to the requestor. If the Relaxed Ordering Attribute bit is set, then a read completion is permitted to pass a previously queued Memory Write or Message Request.

4. Non-Posted Write Completions are permitted to pass a previous Memory Write or Message Request transaction. Such transactions are actually transmitting in the opposite directions and hence have no ordering relationship.

5. Posted Request transactions must be given opportunities to pass Non-posted Read and Write Requests as well as Completions. Otherwise, deadlocks may occur when some older bridges, which do not support delayed transactions are mixed with PCIe Switch in the same system. A fairness algorithm is used to arbitrate between the Posted Write queue and the Non-posted transaction queue

# 5.8 PORT ARBITRATION

Among multiple ingress ports, the port arbitration built in the egress port determines which incoming packets to be forwarded to the output port. The arbitration algorithm contains hardware fixed Round Robin, 128-phase Weighted Round-Robin and programmable 128-phase time-based WRR. The port arbitration is held within the same VC channel. It means that each port has two port arbitration circuitries for VC0 and VC1 respectively. At the upstream ports, in addition to the inter-port packets, the intra-port packet such as configurations completion would also join the arbitration loop to get the service from Virtual Channel 0.



## 5.9 VC ARBITRATION

After port arbitration, VC arbitration is executed among different VC channels within the same source. Three arbitration algorithms are provided to choose the appropriate VC: Strict Priority, Round Robin or Weighted Round Robin.

# 5.10 FLOW CONTROL

PCI Express employs Credit-Based Flow Control mechanism to make buffer utilization more efficient. The transaction layer transmitter ensures that it does not transmit a TLP to an opposite receiver unless the receiver has enough buffer space to accept the TLP. The transaction layer receiver has the responsibility to advertise the free buffer space to an opposite transmitter to avoid packet stale. In this Switch, each port has its own separate queues for different traffic types and the credits are sent to data link layer on the fly. The data link layer compares the current available credits with the monitored ones and reports the updated credit to the counterpart. If no new credit is acquired, the credit reported is scheduled for every 30 us to prevent the link from entering retrain. On the other hand, the receiver at each egress port gets the usable credits from the opposite end in a link. The output port broadcasts them to all the other ingress ports to get packet transmission.

# 5.11 TRANSATION LAYER TRANSMIT BLOCK (TLP ENCAPSULATION)

The transmit portion of transaction layer performs the following functions. They construct the all types of forwarded TLP generated from VC arbiter, respond with the completion packets when the local resource (i.e. configuration register) is accessed, and regenerate the message that terminates at receiver to RC if acting as an upstream port.



# 6 EEPROM INTERFACE AND SYSTEM MANAGEMENT BUS

The EEPROM interface consists of two pins: EECLK (EEPROM clock output) and EEPD (EEPROM bi-directional serial data). The Switch may control an ISSI IS24C04 or compatible parts using into 512x8 bits. The EEPROM is used to initialize a number of registers before enumeration. This is accomplished after PRST# is de-asserted, at which time the data from the EEPROM is loaded. The EEPROM interface is organized into a 16-bit base, and the Switch supplies a 7-bit EEPROM word address. The Switch does not control the EEPROM address input. It can only access the EEPROM with address input set to 0.

The System Management Bus interface consists of two pins: SMBCLK (System Management Bus Clock input) and SMBDATA (System Management Bus Data input/ output).

#### 6.1 EEPROM INTERFACE

#### 6.1.1 AUTO MODE EERPOM ACCESS

The Switch may access the EEPROM in a WORD format by utilizing the auto mode through a hardware sequencer. The EEPROM start-control, address, and read/write commands can be accessed through the configuration register. Before each access, the software should check the Autoload Status bit before issuing the next start.

#### 6.1.2 EEPROM MODE AT RESET

During a reset, the Switch will automatically load the information/data from the EEPROM if the automatic load condition is met. The first offset in the EEPROM contains a signature. If the signature is recognized, the autoload initiates right after the reset.

During the autoload, the Bridge will read sequential words from the EEPROM and write to the appropriate registers. Before the Bridge registers can be accessed through the host, the autoload condition should be verified by reading bit [3] offset DCh (EEPROM Autoload Status). The host access is allowed only after the status of this bit is set to '0' which indicates that the autoload initialization sequence is complete.

### 6.1.3 EEPROM SPACE ADDRESS MAP

15 - 8	7 – 0	BYTE OFFSET	
EEPROM Sig	nature (1516h)	00h	
Vend	lor ID	02h	
Devi	ce ID	04h	
Extended VC Count / Link Capability / Switch	h Mode Operation / Interrupt pin for Port 1 ~ 4	06h	
Subsystem	Vender ID	08h	
Subsys	stem ID	0Ah	
Max_Payload_Size Support / ASPM Support	rt / Role_Base Error Reporting / RefClk ppm	0Ch	
Diffe	Difference		
Globe PHY TX Margin p	Globe PHY TX Margin parameter for Port 0, 1, 2, 3		
Globe PHY parameter	Globe PHY parameter 0 for Port 0, 1, 2, 3,		
Globe XPIP_CSR6[0] for Port 0, 1, 2, 3/0	Globe XPIP_CSR6[0] for Port 0, 1, 2, 3/Globe PHY parameter 1 for Port 0, 1, 2, 3,		
Globe XPIP_CSR6[4:1] for Port 0, 1, 2, 3/	Globe XPIP_CSR6[4:1] for Port 0, 1, 2, 3/Globe PHY parameter 2/3 for Port 0, 1, 2, 3		
Globe XPIP_CSR4[1	Globe XPIP_CSR4[15:0] for Port 0, 1, 2, 3		
Globe XPIP_CSR4[3	Globe XPIP_CSR4[31:16] for Port 0, 1, 2, 3		
Globe XPIP_CSR5[1	5:0] for Port 0, 1, 2, 3	1Ah	



			Datas
15 -		7 - 0	BYTE OFFSET
Buffer_ctrl[4:0] f Globe XPIP_CSR6[7	7:5] for Port 0, 1, 2, 3	Globe XPIP_CSR5[23:16] for Port 0, 1, 2, 3	1Ch
M	AC_CTR/Globe PHY pa	arameter 3 for Port 0, 1, 2, 3	1Eh
NFTS / Scramble/XPIP_CSR2 for Port0			20h
	NFTS / Scramble/X	TPIP_CSR2 for Port1	22h
NFTS / Scramble/XPIP XSR2 for Port2			24h
	NFTS / Scramble/X	PIP_CSR2 for Port3	26h
	Rese	erved	28h
	Rese	erved	2Ah
	Rese	erved	2Ch
	Rese	erved	2Eh
	PHY Paramet	er2_1 for Port 0	30h
		er2 1 for Port 1	32h
		er2_1 for Port 2	34h
		er2_1 for Port 3	36h
		erved	38h
		erved	3Ah
		erved	3Ch
		erved	3Eh
Do ahongo		heter 3/ PHY Parameter2_2 for Port 0	
Do_change_rate_cnt/ XPIP_CSR_2 for Port 0	PHY Paran	ieiei 5/ FH Y Farameter2_2 Ior Port U	40h
Sel_deemp/ Do_change_rate_cnt/ XPIP_CSR_2 for	PHY Paran	neter 3/ PHY Parameter2_2 for Port 1	42h
Port 1 Sel_deemp/ Do_change_rate_cnt/ XPIP_CSR_2 for Port 2	PHY Parameter 3/ PHY Parameter2_2 for Port 2		44h
Sel_deemp/ Do_change_rate_cnt/ XPIP_XSR_2 for Port 3	PHY Parameter 3/ PHY Parameter2_2 for Port 3		46h
10115	Res	erved	48h
		erved	4Ah
		erved	4An 4Ch
		erved	4Eh
DM D /			4En 50h
PM Data	for Port U	PM Capability for Port 0	
	for Port 1	PM Capability for Port 1	52h
PM Data	for Port 1 for Port 2	PM Capability for Port 1 PM Capability for Port 2	52h 54h
	for Port 1 for Port 2 for Port 3	PM Capability for Port 1 PM Capability for Port 2 PM Capability for Port 3	52h 54h 56h
PM Data	for Port 1 for Port 2 for Port 3 Rese	PM Capability for Port 1 PM Capability for Port 2 PM Capability for Port 3 erved	52h 54h 56h 58h
PM Data	for Port 1 for Port 2 for Port 3 Reso Reso	PM Capability for Port 1 PM Capability for Port 2 PM Capability for Port 3 erved erved	52h 54h 56h 58h 5Ah
PM Data	for Port 1 for Port 2 for Port 3 Reso Reso Reso	PM Capability for Port 1 PM Capability for Port 2 PM Capability for Port 3 erved erved erved	52h 54h 56h 58h
PM Data PM Data	for Port 1 for Port 2 for Port 3 Reso Reso Reso Reso	PM Capability for Port 1 PM Capability for Port 2 PM Capability for Port 3 erved erved erved erved	52h 54h 56h 58h 5Ah
PM Data	for Port 1 for Port 2 for Port 3 Reso Reso Reso r Port 0 (VC0)	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count	52h 54h 56h 58h 5Ah 5Ch
PM Data PM Data TC/VC Map fo	for Port 1 for Port 2 for Port 3 Rese Rese r Port 0 (VC0) r Port 1 (VC0)	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h
PM Data PM Data TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Ress Ress r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0)	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count         Slot Implemented / Slot Clock / LPVC Count	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0)	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 66h
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0) Reso	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3         erved	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 66h 68h
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0) Reso Reso	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3         erved         erved	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 64h 66h 68h 68h 6Ah
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0) Reso Reso Reso	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3         erved         erved         erved	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 64h 66h 68h 68h 6Ah 6Ch
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0) Reso Reso Reso Reso	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3         erved         erved         erved	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 64h 66h 68h 68h 6Ah
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0) Reso Reso Reso Reso	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3         erved         erved         erved	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 64h 66h 68h 68h 6Ah 6Ch
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0) Reso Reso Reso Reso Reso	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3         erved         erved         erved	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 64h 66h 68h 6Ah 6Ch 6Eh
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0) Reso Reso Reso Reso Reso Reso Reso Reso	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3         erved         bility Register for Port 0	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 64h 66h 68h 6Ah 6Ch 6Eh 70h
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0) Reso Reso Reso Reso Reso Reso Reso Reso	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3         erved         bility Register for Port 0         bility Register for Port 1         bility Register for Port 2	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 66h 66h 68h 66h 68h 6Ah 6Ch 6Eh 70h 72h
PM Data PM Data TC/VC Map fo TC/VC Map fo TC/VC Map fo	for Port 1 for Port 2 for Port 3 Reso Reso Reso r Port 0 (VC0) r Port 1 (VC0) r Port 2 (VC0) r Port 3 (VC0) Reso Reso Reso Reso Reso Reso Reso Reso	PM Capability for Port 1         PM Capability for Port 2         PM Capability for Port 3         erved         erved         erved         Slot Clock / LPVC Count / Port Num, Port 0         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 1         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 2         Slot Implemented / Slot Clock / LPVC Count / Port Num, Port 3         erved         bility Register for Port 0	52h 54h 56h 58h 5Ah 5Ch 5Eh 60h 62h 64h 66h 66h 68h 6Ah 6Ch 6Eh 70h 72h 74h

Downloaded from Arrow.com.



15 0	7 0	Datas
<u>15 - 8</u>	<b>7 – 0</b>	BYTE OFFSET 7Ch
	eserved	7Eh
XPIP_CSR5[30:24] for Port0	PM Control Para/Rx Polarity for Port 0	80h
XPIP_CSR5[30:24] for Port1	PM Control Para/Rx Polarity for Port 1	82h
XPIP CSR5[30:24] for Port2	PM Control Para/Rx Polarity for Port 2	84h
XPIP_CSR5[30:24] for Port3	PM Control Para/Rx Polarity for Port 3	86h
Reserved	Reserved	88h
Reserved	Reserved	8Ah
Reserved	Reserved	8Ch
Reserved	Reserved	8Eh
	eserved	90h
	ility 0 for Port 1	92h
	ility 0 for Port 2	94h
*	ility 0 for Port 3	96h
	eserved	98h
	eserved	9Ah 9Ch
	eserved	
	eserved	9Eh A0h
	ility 1 for Port 1	A011 A2h
	ility 1 for Port 2	A2h A4h
	ility 1 for Port 3	A6h
	eserved	A8h
	eserved	AAh
	eserved	ACh
	eserved	AEh
	3[15:0] for Port 0	B0h
	3[15:0] for Port 1	B2h
XPIP_CSR3[15:0] for Port 2		B4h
XPIP_CSR3[15:0] for Port 3		B6h
Reserved		B8h
Reserved		Bah
R	eserved	BCh
	eserved	Beh
XPIP_CSR3	C0h	
XPIP_CSR3[16:31] for Port 1		C2h
	[16:31] for Port 2	C4h
	[16:31] for Port 3	C6h
	eserved	C8h
	eserved	Cah
	eserved	CCh
	eserved	Ceh
	Time-out Counter for Port 0 Time-out Counter for Port 1	D0h D2h
	Time-out Counter for Port 1	D2h D4h
	Time-out Counter for Port 3	D4h D6h
	eserved	D8h
	eserved	Dah
	eserved	DCh
	eserved	Deh
	tency Timer for Port 0	E0h
	tency Timer for Port 1	E2h
6	tency Timer for Port 2	E4h
	tency Timer for Port 3	E6h
6	eserved	E8h
R	eserved	Eah
R	eserved	Ech
	eserved	Eeh
TC/VC Map for Port 0 (VC1)	Maximum Time Slot for Port 0	F0h
TC/VC Map for Port 1 (VC1)	Maximum Time Slot for Port 0	F2h
TC/VC Map for Port 2 (VC1)	Maximum Time Slot for Port 0	F4h
TC/VC Map for Port 3 (VC1)	Maximum Time Slot for Port 0	F6h

Downloaded from Arrow.com.



15 - 8	7 – 0	BYTE OFFSET
Rese	F8h	
Rese	Fah	
Rese	FCh	
Rese	Feh	

# 6.1.4 MAPPING EEPROM CONTENTS TO CONFIGURATION REGISTERS

ADDRESS	PCI CFG OFFSET	DESCRIPTION
00h		EEPROM signature – 1516h
02h	00h ~ 01h	Vendor ID
04h	02h ~ 03h	Device ID
06h	144h (Port 0~3)	Extended VC Count for Port 0 ~ 3
0011	144h: Bit [0]	<ul> <li>Bit [0]: It represents the supported VC count other than the</li> </ul>
		default VC
	CCh (Port 0~3)	Link Capability for Port 0 ~ 3
	CCh: Bit [14:12]	<ul> <li>Bit [3:1]: It represents LOs Exit Latency for all ports</li> </ul>
	CCh: Bit [17:15]	<ul> <li>Bit [6:4]: It represents L1 Exit Latency for all ports</li> </ul>
	74h (Port 0~3)	Switch Mode Operation for Port 0
	74h:Bit [5]	<ul> <li>Bit [8]: no ordering on packets for different egress port mode</li> </ul>
		<ul> <li>Bit [9]: no ordering on different tag of completion mode</li> </ul>
	Bit [6]	<ul> <li>Bit [10]: Store and Forward</li> </ul>
	Bit [0]	<ul> <li>Bit [12:11]: Cut-through Threshold</li> </ul>
	Bit [2:1]	<ul> <li>Bit [13] : Port arbitrator Mode</li> </ul>
	Bit [3]	<ul> <li>Bit [14]: Credit Update Mode</li> </ul>
	Bit [4]	Latermant win from Dant 1 2
	3Ch (Port 1~3)	Interrupt pin for Port 1 ~ 3 Pit [15]: Set when INTA is requested for interrupt recourse
	3Ch: Bit [8]	<ul> <li>Bit [15]: Set when INTA is requested for interrupt resource</li> </ul>
08h	B4h: Bit [15:0]	Subsystem Vender ID
0Ah	B4h: Bit [31:16]	Subsystem ID
0Ch	C4h(Port 0~3)	Max_Payload_Size_Support for Port 0 ~ 3
oen	C4h: Bit [1:0]	<ul> <li>Bit [1:0]: Indicated the maximum payload size that the device</li> </ul>
	0 2.4 [110]	can support for the TLP
		····· •·· ··· ··· ··· ···· ····
	CCh(Port 0~3)	ASPM Support for Port 0 ~ 3
	CCh: Bit[11:10]	<ul> <li>Bit [3:2] : Indicate the level of ASPM supported on the PCIe link</li> </ul>
		Role_Base Error Reporting for Port 0 ~ 3
	C4h(Port 0~3)	<ul> <li>Bit [4] : Indicate implement the role-base error reporting</li> </ul>
	C4h: Bit[15]	
	501 (	MSI Capability Disable for Port 0~3
	70h(port 0~3)	<ul> <li>Bit [5] : Disable MSI capability</li> </ul>
	70h : Bit [14]	Compliance Bettern Besite Control Directle for Best 0.2
	74h(nort 0, 2)	Compliance Pattern Parity Control Disable for Port 0~3 Bit [6] : Disable compliance pattern parity
	74h(port 0~3) 74h : Bit [15]	- Bit [0]. Disable compliance pattern parity
	/ m . Dit [15]	Power Management Capability Disable for Port 0~3
	70h(port 0~3)	<ul> <li>Bit [7] : Disable Power Management Capability</li> </ul>
	70h : Bit [13]	
		ORDER RULE5 Enable for port 0 ~3
	8Ch(Port 0~3)	Bit[8]: Capability for Post packet Pass Non-Post packet
	8Ch: Bit[5]	
		Link Bandwidth Notification Capability for port 1~3
	CCh(port 1~3)	Bit [9]: Link Bandwidth Notification Capability
	CCh : Bit [21]	
		Ordering Frozen for Port 0~3
	8Ch(Port 0~3)	<ul> <li>Bit [10]: Freeze the ordering feature</li> </ul>
	8Ch : Bit [6]	
		TX SOF Latency Mode for Port 0~3

Oct 2013 – Revision 1.3 Confidential - Pericom Semiconductor 13-0171



		Datash
ADDRESS	PCI CFG OFFSET	DESCRIPTION
	8Ch(Port 0~3)	<ul> <li>Bit [11]: Set to zero to shorten latency</li> </ul>
	8Ch: Bit[0]	
		Surprise Down Capability Enable for for Port 0~3
	CCh(port0~3)	<ul> <li>Bit [12]: Enable Surprise Down Capability</li> </ul>
	CCh : Bit [19]	
		Power Management's Data Select Register R/W Capability for Port 0~3
	8Ch(Port 0~3)	<ul> <li>Bit [13]: Enable Data Select Register R/W</li> </ul>
	8Ch : Bit[1]	
		LTR Capability enable for Port 0~3
	E41 (B + 0 2)	<ul> <li>Bit [14]: LTR capability enable</li> </ul>
	E4h(Port 0~3)	4VD Down down Charle English for Dowt 0, 2
	E4h: Bit[12]	4KB Boundary Check Enable for Port 0~3
		Bit [15]: Enable 4KB Boundary Check
	8Ch(Port 0~3)	
	8Ch: Bit[3]	
0Eh	94h(port 0 ~3)	PHY TX Margin parameter for Port 0, 1, 2, 3
UEII	94h(port 0 ~3) 94h: Bit[4:0]	Bit[4:0]: C_DRV_LVL_3P5_MGN2
	94h: Bit[9:5]	Bit[9:5]: C_DRV_LVL_6P0_MGN2
	94h: Bit[14:10]	Bit[14:10]: C_DRV_LVL_HALF_MGN2
	E4h(port 0~3)	<b>OBFF</b> Capability enable for Port 0~3
	a ,	1 1
1.01-	E4h : Bit [18]	Bit [15] : enable OBFF capability
10h	74h(port 0 ~3)	PHY parameter 0 for Port 0, 1, 2, 3
	74h: Bit[20:16]	Bit [4:0]: C_DRV_LVL_3P5_NOM
	74h: Bit[25:21]	Bit [9:5]: C_DRV_LVL_6P0_NOM Bit [14:10]: C_DRV_LVL_HALF_NOM
	74h: Bit[30:26]	DIL[14:10]: C_DKV_LVL_HALF_NOM
	8Ch: Bit[31]	Bit [15] : P35_GEN2_MODE
12h	78h(port 0 ~3)	PHY parameter 1 for Port 0, 1, 2, 3
1211	<b>u</b> /	Bit [4:0]: C_EMP_POST_GEN1_3P5_NOM
	78h: Bit[20:16] 78h: Bit[25:21]	Bit [9:5]: C_EMP_POST_GEN2_3P5_NOM
	78h: Bit[30:26]	Bit [14:10]: C_EMP_POST_GEN2_6P0_NOM
	8Ch(port 0 ~3)	<b>XPIP_CSR6[0] for Port 0, 1, 2, 3</b>
	8Ch: Bit[16]	Bit[15]: XPIP_CSR6[0]
14h	7Ch(port 0 ~3)	PHY Parameter 2/3 for Port 0, 1, 2, 3
1411	7Ch: Bit[3:0]	Bit [3:0]: C_TX_PHY_LATENCY
	7Ch: Bit[6:4]	Bit [6:4]: C_REC_DETECT_USEC
	90h: Bit[19:15]	Bit [11:7]: C_EMP_POST_HALF_DELTA
	8Ch(port 0 ~3)	<b>XPIP_CSR6[4:1] for Port 0, 1, 2, 3</b>
	8Ch: Bit[20:17]	Bit[15:12]: XPIP_CSR6[4:1]
16h	84h(port 0 ~3)	XPIP_CSR4[15:0] for Port 0, 1, 2, 3
1011	84h: Bit[15:0]	Bit[15:0]: XPIP_CSR4[15:0]
18h	84h(port 0 ~3)	<b>XPIP CSR4[31:16] for Port 0, 1, 2, 3</b>
1011	84h: Bit[31:16]	Bit[15:0]: XPIP_CSR4[31:16]
1A	88h(port 0 ~3)	Shiftstoj: Al la _conteți [1:10]           XPIP_CSR5[15:0] for Port 0, 1, 2, 3
14	88h: Bit[15:0]	Bit[15:0]: XPIP_CSR5[15:0]
1C	88h(port 0 ~3)	XPIP_CSR5[28:16] for Port 0, 1, 2, 3
ic	88h: Bit[23:16]	Bit[7:0]: XPIP_CSR5[23:16]
	8Ch(port 0 ~3)	<b>XPIP_CSR6[7:5]</b> for Port 0, 1, 2, 3
	8Ch: Bit[23:21]	Bit[10:8]: XPIP_CSR6[7:5]
	98h(port0 ~3)	BUFFER_CTRL[4:0] for Port0, 1, 2, 3
	98h: Bit[20:16]	Bit[15:11]: Reference clock Buffer control
1E	90h(port 0 ~3)	PHY parameter 3 for Port 0, 1, 2, 3
IL	90h: Bit[21:20]	Bit [1:0]: C_DRV_LVL_3P5_DELTA
	90h: Bit[23:22]	Bit [3:2]: $C_DRV_LVL_6P0_DELTA$
	90h: Bit[25:24]	Bit [5:4]: C_DRV_LVL_HALF_DELTA
	90h: Bit[27:26]	Bit [7:6]: C_EMP_POST_GEN1_3P5_DELTA
	90h Bit[20.28]	
	90h: Bit[29:28] 90h: Bit[31:30]	Bit [9:8]: C_EMP_POST_GEN2_3P5_DELTA Bit [11:10]: C_EMP_POST_GEN2_6P0_DELTA
	90h: Bit[29:28] 90h: Bit[31:30]	Bit [9:0]: C_EMP_POST_GEN2_6P0_DELTA Bit [11:10]: C_EMP_POST_GEN2_6P0_DELTA
	90h: Bit[31:30]	Bit [11:10]: C_EMP_POST_GEN2_6P0_DELTA
	E 4	Bit [11:10]: C_EMP_POST_GEN2_6P0_DELTA MAC control parameter for Port 0, 1, 2, 3
20h	90h: Bit[31:30]	Bit [11:10]: C_EMP_POST_GEN2_6P0_DELTA



ADDRESS	PCI CFG OFFSET	DESCRIPTION
	68h(Port 0) 68h: Bit [14:13]	<ul> <li>RefClk ppm Difference for Port 0</li> <li>Bit [9:8]: It represents RefClk ppm difference between the two ends in one link; 00: 0 ppm, 01: 100 ppm, 10: 200 ppm, 11: 300 ppm</li> </ul>
	78h (port0) 78h : Bit[9:8] 78h : Bit[10]	Scrambler Control for Port 0 Bit [11:10]: scrambler control Bit [12]: LOs
	78h (port0) 78h : Bit[13:12]	Change_Speed_Sel for Port 0 Bit[14:13]: Change Speed select
	78h (port0) 78h : Bit[14]	Change_Speed_En for Port 0 Bit[15]: Change Speed enable
22h	78h (port 1) 78h : Bit[7 :0]	<ul> <li>FTS Number for Port 1</li> <li>Bit [7:0]: FTS number at receiver side</li> </ul>
	68h(Port 1) 68h: Bit [14:13]	<ul> <li>RefClk ppm Difference for Port 1</li> <li>Bit [9:8]: It represents RefClk ppm difference between the two ends in one link; 00: 0 ppm, 01: 100 ppm, 10: 200 ppm, 11: 300 ppm</li> </ul>
	78h (port1) 78h : Bit[9:8] 78h : Bit[10]	Scrambler Control for Port 1 Bit [11:10]: scrambler control Bit [12]: LOs
	78h (port1) 78h : Bit[13:12]	Change_Speed_Sel for Port 1 Bit[14:13]: Change Speed select
	78h (port1) 78h : Bit[14]	Change_Speed_En for Port 1 Bit[15]: Change Speed enable
24h	78h (port 2) 78h : Bit[7 :0]	<ul><li>FTS Number for Port 2</li><li>Bit [7:0]: FTS number at receiver side</li></ul>
	68h(Port 2) 68h: Bit [14:13]	<ul> <li>RefClk ppm Difference for Port 2</li> <li>Bit [9:8]: It represents RefClk ppm difference between the two ends in one link; 00: 0 ppm, 01: 100 ppm, 10: 200 ppm, 11: 300 ppm</li> </ul>
	78h (port2) 78h : Bit[9:8]	Scrambler Control for Port 2 Bit [11:10]: scrambler control Bit [12] Lo
	78h : Bit[10] 78h (port2) 78h : Bit[13:12]	Bit [12]: L0s Change_Speed_Sel for Port 2 Bit[14:13]: Change Speed select
	78h (port2) 78h : Bit[14]	Change_Speed_En for Port 2 Bit[15]: Change Speed enable
26h	78h (port 3) 78h : Bit[7 :0]	FTS Number for Port 3 Bit [7:0]: FTS number at receiver side
	68h(Port 3) 68h: Bit [14:13]	<ul> <li>RefClk ppm Difference for Port 3</li> <li>Bit [9:8]: It represents RefClk ppm difference between the two ends in one link; 00: 0 ppm, 01: 100 ppm, 10: 200 ppm, 11: 300 ppm</li> </ul>
	78h (port3) 78h : Bit[9:8] 78h : Bit[10]	Scrambler Control for Port 3 Bit [11:10]: scrambler control Bit [12]: L0s
	78h (port3) 78h : Bit[13:12]	Change_Speed_Sel for Port 3 Bit[14:13]: Change Speed select
	78h (port3)	Change_Speed_En for Port 3



DDDDDGG	BOLODO OPPOP	Data
ADDRESS	PCI CFG OFFSET	DESCRIPTION Did15h Change Speed apph/s
201	78h : Bit[14]	Bit[15]: Change Speed enable
30h	7Ch (port 0)	PHY Parameter 2_1 for Port 0
32h	7Ch : Bit[30 :16]	Bit [14:0]: PHY parameter 2
32n	7Ch (port 1)	PHY Parameter2_1 for Port 1
2.41-	7Ch : Bit[30 :16]	Bit [14:0]: PHY parameter 2
34h	7Ch (port 2)	PHY Parameter2_1 for Port 2
201	7Ch : Bit[30 :16]	Bit [14:0]: PHY parameter 2
36h	7Ch (port 3)	PHY Parameter2_1 for Port 3
401	7Ch : Bit[30 :16]	Bit [14:0]: PHY parameter 2
40h	7Ch (port 0)	PHY Parameter2_1 for Port 0
	7Ch : Bit[12 :8]	Bit [4:0]: PHY parameter 2
	90h (port0)	PHY Parameter3 for Port 0
	90 : Bit[6 :0]	Bit [11:5]: PHY parameter 3_1
	F0h (port 0)	Salaatable De emphasis for Port()
	F0h (port 0)	Selectable De-emphasis for Port0
	F0h: Bit[6]	Bit [12]: Selectable De-emphasis
	78h(mont0)	Compliance to detect for Don't 0
	78h (port0)	Compliance to detect for Port 0
	78h : Bit[11]	Bit [13]: compliance to detect
	8 <b>C</b> I- (1-1-1-1-0)	DO CHC DATA ONT SEL
	8Ch (port 0)	DO_CHG_DATA_CNT_SEL
401	8Ch: Bit[9:8]	Bit[15:14] : DO_CHG_DATA_CNT_SEL
42h	7Ch (port 1)	PHY Parameter2_1 for Port 1
	7Ch : Bit[12 :8]	Bit [4:0]: PHY parameter 2
	90h (port1)	PHY Parameter3 for Port 1
	90h : Bit[6 :0]	Bit [11:5]: PHY parameter 3_1
	F0h (port 1)	Selectable De-emphasis for Port1
	F0h: Bit[6]	Bit [12]: Selectable De-emphasis
	78h (port1)	Compliance to detect for Port 1
	78h : Bit[11]	Bit [13]: compliance to detect
	8Ch (port 1)	DO_CHG_DATA_CNT_SEL
	8Ch: Bit[9:8]	Bit[15:14] : DO_CHG_DATA_CNT_SEL
44h	7Ch (port 2)	PHY Parameter2_1 for Port 2
4411	<u>, a</u>	_
	7Ch : Bit[12 :8]	Bit [4:0]: PHY parameter 2 PHY Parameter3 for Port 2
	90h (port2)	
	90h : Bit[6 :0]	Bit [11:5]: PHY parameter 3_1
	E(1, (1, 2), (2, 2))	Salastable De annabasia fan Banta
	F0h (port 3)	Selectable De-emphasis for Port2
	F0h: Bit[6]	Bit [12]: Selectable De-emphasis
	78h (nort?)	Compliance to detect for Dant 2
	78h (port3)	Compliance to detect for Port 2 Bit [13]: compliance to detect
	78h : Bit[11]	Bit [15]. compnance to detect
	9(th (port 2)	DO CHC DATA CNT SEL
	8Ch (port 2) 8Ch: Bit[0:8]	DO_CHG_DATA_CNT_SEL
471	8Ch: Bit[9:8]	Bit[15:14] : DO_CHG_DATA_CNT_SEL
46h	7Ch (port 3)	PHY Parameter2_1 for Port 3
	7Ch : Bit[12 :8]	Bit [4:0]: PHY parameter
	90h (port3) 90h $\cdot$ Bit[6 $\cdot$ 0]	PHY Parameter3 for Port 3
	90h : Bit[6 :0]	Bit [11:5]: PHY parameter 3_1
	E0h (port 2)	Selectable De emphasis for Port?
	F0h (port 3)	Selectable De-emphasis for Port3
	F0h: Bit[6]	Bit [12]: Selectable De-emphasis
	701- (	Compliance to detect for Don't 2
	78h (port3)	Compliance to detect for Port 3
	78h : Bit[11]	Bit [13]: compliance to detect
	$PCI_{1}$ ( $12$	DO CHIC DATA CNT OF
	8Ch (port 3)	DO_CHG_DATA_CNT_SEL
	8Ch: Bit[9:8] 44h (Port 0)	Bit[15:14] : DO_CHG_DATA_CNT_SEL
	I / I / I h (Port (I))	No_Soft_Reset for Port 0
50h	44h: Bit [3]	Bit [0]: No_Soft_Reset.

Oct 2013 – Revision 1.3 Confidential - Pericom Semiconductor 13-0171

Downloaded from Arrow.com.



ADDRESS	DCL CEC OFESET	
ADDRESS	PCI CFG OFFSET 40h (Port 0)	DESCRIPTION Power Management Capability for Port 0
	40h: Bit [24:22]	<ul> <li>Bit [3:1]: AUX Current.</li> <li>Bit [4]: read only as 1 to indicate Bridge supports the D1 power</li> </ul>
	40h: Bit [25]	Die [1]: foud only us f to indicate Dirage supports are Dif power
	40h: Bit [26]	<ul> <li>management state</li> <li>Bit [5]: read only as 1 to indicate Bridge supports the D2 power</li> </ul>
	40h: Bit [26]	Dir [6]. Teud oing us T to indicate Dirage supports are D2 power
	40h D:+ [20.29]	management state
511	40h: Bit [29:28]	Bit [7:6]: PME Support for D2 and D1 states
51h	44h (Port 0)	Power Management Data for Port 0 Bit [15:8]: read only as Data register
501-	44h: Bit [31:24]	Bh [1010]. Ioud oing us Built register
52h	44h (Port 1)	No_Soft_Reset for Port 1
	44h: Bit [3]	<ul> <li>Bit [0]: No_Soft_Reset.</li> </ul>
	40h (Port 1)	Power Management Capability for Port 1
	40h: Bit [24:22]	<ul> <li>Bit [3:1]: AUX Current.</li> </ul>
	40h: Bit [25]	<ul> <li>Bit [4]: read only as 1 to indicate Bridge supports the D1 power</li> </ul>
	4011. Bit [25]	- Bit [4]. read only as 1 to indicate Bridge supports the D1 power management state
	40h: Bit [26]	<ul> <li>Bit [5]: read only as 1 to indicate Bridge supports the D2 power</li> </ul>
	40fi. Bit [20]	management state
	40h: Bit [29:28]	<ul> <li>Bit [7:6]: PME Support for D2 and D1 states</li> </ul>
53h	401. Bit [29.28] 44h (Port 1)	Power Management Data for Port 1
5511	44h: Bit [31:24]	<ul> <li>Bit [15:8] – read only as Data register</li> </ul>
54h	44h. Bit [51.24] 44h (Port 2)	No_Soft_Reset for Port 2
3411	. ,	Bit [0]: No_Soft_Reset
	44h: Bit [3]	- Bit [0]: No_Soit_Reset
	40h (Port 2)	Power Management Capability for Port 2
	40h: Bit [24:22]	<ul> <li>Bit [3:1]: AUX Current</li> </ul>
	40h: Bit [25]	<ul> <li>Bit [5:1]. AGA current</li> <li>Bit [4]: read only as 1 to indicate Bridge supports the D1 power</li> </ul>
	40fi. Bit [25]	management state
	40h: Bit [26]	<ul> <li>Bit [5]: read only as 1 to indicate Bridge supports the D2 power</li> </ul>
	4011. Dit [20]	management state
	40h: Bit [29:28]	<ul> <li>Bit [7:6]: PME Support for D2 and D1 states</li> </ul>
55h	44h (Port 2)	Power Management Data for Port 2
5511	44h: Bit [31:24]	<ul> <li>Bit [15:8] – read only as Data register</li> </ul>
56h	44h (Port 3)	No_Soft_Reset for Port 3
0011	44h: Bit [3]	Bit [0]: No_Soft_Reset
		Dir[0], rio_boil_risse
	40h (Port 3)	Power Management Capability for Port 3
	40h: Bit [24:22]	Bit [3:1]: AUX Current
	40h: Bit [25]	<ul> <li>Bit [4]: read only as 1 to indicate Bridge supports the D1 power</li> </ul>
		management state
	40h: Bit [26]	<ul> <li>Bit [5]: read only as 1 to indicate Bridge supports the D2 power</li> </ul>
		management state
	40h: Bit [29:28]	<ul> <li>Bit [7:6]: PME Support for D2 and D1 states</li> </ul>
57h	44h (Port 3)	Power Management Data for Port 3
	44h: Bit [31:24]	<ul> <li>Bit [15:8] – read only as Data register</li> </ul>
60h	D0h (Port 0)	Slot Clock Configuration for Port 0
	D0h: Bit [28]	Bit [1]: When set, the component uses the clock provided on the
		connector
	40h (Port 0)	Device specific Initialization for Port 0
	40h: Bit[21]	<ul> <li>Bit [2]: When set, the DSI is required</li> </ul>
	144h (Port 0)	LPVC Count for Port 0
	144h: Bit [4]	<ul> <li>Bit [3]: When set, the VC1 is allocated to LPVC of Egress Port 0</li> </ul>
	CCh (Port 0)	Port Number for Port 0
	CCh (Port 0) CCh: Bit [26:24]	<ul> <li>Port Number for Port 0</li> <li>Bit [6:4]: It represents the logic port numbering for physical port</li> </ul>
		<ul> <li>Bit [6:4]: It represents the logic port numbering for physical port</li> <li>0</li> </ul>
	CCh: Bit [26:24]	<ul> <li>Bit [6:4]: It represents the logic port numbering for physical port 0</li> <li>VC0 TC/VC Map for Port 0</li> </ul>
	CCh: Bit [26:24]	<ul> <li>Bit [6:4]: It represents the logic port numbering for physical port</li> <li>0</li> </ul>



ADDRESS	PCI CFG OFFSET	DESCRIPTION
62h	C0h (Port1)	PCIe Capability Slot Implemented for Port 1
	C0h: Bit [24]	• Bit [0]: When set, the slot is implemented for Port 1
	D0h (Port 1)	Slot Clock Configuration for Port 1
	D0h: Bit [28]	<ul> <li>Bit [1]: When set, the component uses the clock provided on the</li> </ul>
	Doii. Bit [20]	Connector
	40h (Port 1)	Device specific Initialization for Port 1
	40h: Bit[21]	Bit [2]: When set, the DSI is required
	144h (Port 1)	LPVC Count for Port 1
	144h: Bit [4]	Bit [3]: When set, the VC1 is allocated to LPVC of Egress Port 1
	CCh (Port 1)	Port Number for Port 1
	CCh: Bit [26:24]	• Bit [6:4]: It represents the logic port numbering for physical port
	154h (Port 1)	1           VC0 TC/VC Map for Port 1
	154h: Bit [7:1]	<ul> <li>Bit [15:9]: When set, it indicates the corresponding TC is</li> </ul>
	1341. Dit [7.1]	mapped into VC0
64h	C0h (Port 2)	PCIe Capability Slot Implemented for Port 2
	C0h: Bit [24]	• Bit [0]: When set, the slot is implemented for Port 2
	D0h (Port 2)	Slot Clock Configuration for Port 2
	D0h: Bit [28]	<ul> <li>Bit [1]: When set, the component uses the clock provided on the</li> </ul>
		Connector
	40h (Port 2)	Device specific Initialization for Port 2
	40h: Bit[21]	<ul> <li>Bit [2]: When set, the DSI is required</li> </ul>
	144h (Port 2)	LPVC Count for Port 2
	144h: Bit [4]	• Bit [3]: When set, the VC1 is allocated to LPVC of Egress Port 2
	CCh (Port 2)	Port Number for Port 2
	CCh: Bit [26:24]	<ul> <li>Bit [6:4]: It represents the logic port numbering for physical port</li> </ul>
	· · · · · · [ - · · - · ]	2
	154h (Port 2)	VC0 TC/VC Map for Port 2
	154h: Bit [7:1]	<ul> <li>Bit [15:9]: When set, it indicates the corresponding TC is</li> </ul>
		mapped into VC0
66h	C0h (Port 3)	PCIe Capability Slot Implemented for Port 3
	C0h: Bit [24]	• Bit [0]: When set, the slot is implemented for Port 3
	D0h (Port 3)	Slot Clock Configuration for Port 3
	D0h: Bit [28]	<ul> <li>Bit [1]: When set, the component uses the clock provided on the</li> </ul>
		Connector
	40h (Port 3)	Device specific Initialization for Port 3
	40h: Bit[21]	<ul> <li>Bit [2]: When set, the DSI is required</li> </ul>
	144h (Port 3)	LPVC Count for Port 3
	144h (Polt 5) 144h: Bit [4]	<ul> <li>Bit [3]: When set, the VC1 is allocated to LPVC of Egress Port 3</li> </ul>
	CCh (Port 3)	Port Number for Port 3
	CCh: Bit [26:24]	<ul> <li>Bit [6:4]: It represents the logic port numbering for physical port</li> <li>3</li> </ul>
	154h (Port 3)	VC0 TC/VC Map for Port 3
	154h: Bit [7:1]	<ul> <li>Bit [15:9]: When set, it indicates the corresponding TC is</li> </ul>
	15 m. Dr. [7.1]	mapped into VC0
70h	214h (Port 0)	Power Budget Register for Port 0
	214h: Bit [7:0]	<ul> <li>Bit [7:0]: Base Power</li> </ul>
	214h: Bit [9:8]	<ul> <li>Bit [9:8]: Data Scale</li> </ul>
	214h: Bit [14:13]	• Bit [11:10]: PM State
	218h: Bit [0]	Bit [15]: System Allocated



		Datashe
ADDRESS	PCI CFG OFFSET	DESCRIPTION
72h	214h (Port 1)	Power Budget Register for Port 1
	214h: Bit [7:0]	<ul> <li>Bit [7:0]: Base Power</li> </ul>
	214h: Bit [9:8]	<ul> <li>Bit [9:8]: Data Scale</li> </ul>
	214h: Bit [14:13]	<ul> <li>Bit [11:10]: PM State</li> </ul>
	218h: Bit [0]	<ul> <li>Bit [15]: System Allocated</li> </ul>
74h	214h (Port 2)	Power Budget Register for Port 2
	214h: Bit [7:0]	<ul> <li>Bit [7:0]: Base Power</li> </ul>
	214h: Bit [9:8]	<ul> <li>Bit [9:8]: Data Scale</li> </ul>
	214h: Bit [14:13]	<ul> <li>Bit [11:10]: PM State</li> </ul>
	218h: Bit [0]	<ul> <li>Bit [15]: System Allocated</li> </ul>
76h	214h (Port 3)	Power Budget Register for Port 3
	214h: Bit [7:0]	<ul> <li>Bit [7:0]: Base Power</li> </ul>
	214h: Bit [9:8]	<ul> <li>Bit [9:8]: Data Scale</li> </ul>
	214h: Bit [14:13]	<ul> <li>Bit [11:10]: PM State</li> </ul>
	218h: Bit [0]	<ul> <li>Bit [15]: System Allocated</li> </ul>
80h	74h (Port 0)	PM Control Parameter for Port 0
	74h: Bit [13:8]	<ul> <li>Bit [5:4] : L0s enable</li> </ul>
	74h (Port 0)	<ul> <li>Bit [3:2] : L1 delay count select</li> </ul>
	74h: Bit [14]	<ul> <li>Bit [1:0] : D3 enters L1</li> </ul>
		Rx Polarity Inversion Disable for port 0
		<ul> <li>Bit [6] : Disable Rx polarity capability</li> </ul>
	70h (port0)	VGA decode enable for Port 0
	70h: Bit[31]	
	88h (Port 0)	XPIP_CSR5[31:24] for Port 0
	88h: Bit[31:24]	Bit[15:8]: XPIP_CSR5[31:24]
82h	74h (Port 1)	PM Control Parameter for Port 1
	74h: Bit [13:8]	<ul> <li>Bit [5:4] : L0s enable</li> </ul>
	74h (Port 1)	<ul> <li>Bit [3:2]: L1 delay count select</li> </ul>
	74h: Bit [14]	<ul> <li>Bit [1:0]: D3 enters L1</li> </ul>
		<b>Rx Polarity Inversion Disable for port 1</b>
		<ul> <li>Bit [6] : Disable Rx polarity capability</li> </ul>
	70h (port1)	VGA decode enable for Port1
	70h: Bit[31]	
	88h (Port 1)	XPIP_CSR5[31:24] for Port 1
	88h: Bit[31:24]	<ul> <li>Bit[15:8]: XPIP_CSR5[31:24]</li> </ul>
84h	74h (Port 2)	PM Control Parameter for Port 2
	74h: Bit [13:8]	• Bit [5:4] : L0s enable
	74h (Port 2)	<ul> <li>Bit [3:2] : L1 delay count select</li> </ul>
	74h: Bit [14]	Bit [1:0] : D3 enters L1
	,	Rx Polarity Inversion Disable for port 2
		<ul> <li>Bit [6] : Disable Rx polarity capability</li> </ul>
	70h (port2)	VGA decode enable for Port 2
	70h: Bit[31]	
	88h (Port 2)	XPIP_CSR5[31:24] for Port 2
	88h: Bit[31:24]	<ul> <li>Bit[15:8]: XPIP_CSR5[31:24]</li> </ul>
86h	74h (Port 3)	PM Control Parameter for Port 3
0011	74h: Bit [13:8]	<ul> <li>Bit [5:4] : L0s enable</li> </ul>
	74h (Port 3)	<ul> <li>Bit [3:2] : L1 delay count select</li> </ul>
	74h: Bit [14]	<ul> <li>Bit [1:0]: D3 enters L1</li> </ul>
	/ fill. Dit [1+]	Rx Polarity Inversion Disable for port 3
		<ul> <li>Bit [6] : Disable Rx polarity capability</li> </ul>
	70h (port3)	VGA decode enable for Port 3
	70h: Bit[31]	V GA accouct made for 1 of t 5
	88h (Port 3)	XPIP_CSR5[31:24] for Port 3
	88h: Bit[31:24]	<ul> <li>Bit[15:8]: XPIP_CSR5[31:24]</li> </ul>
92h	D4h (Port 1)	Slot Capability 0 of Port 1
7211	D4h (Port 1) D4h: Bit [15:0]	Bit [15:0]: Mapping to the low word of slot capability register
94h	D4h. Bit [13.0]	Slot Capability 0 of Port 2
9411		Bit [15:0]: Mapping to the low word of slot capability register
96h	D4h: Bit [15:0] D4h (Port 3)	Slot Capability 0 of Port 3
900		
A 01-	D4h: Bit [15:0]	Bit [15:0]: Mapping to the low word of slot capability register
A2h	D4h (Port 1)	Slot Capability 1 of Port 1
	D4h: Bit [31:16]	Bit [15:0]: Mapping to the high word of slot capability register
A4h	D4h (Port 2)	Slot Capability 1 of Port 2
	D4h: Bit [31:16]	Bit [15:0]: Mapping to the high word of slot capability register

Oct 2013 – Revision 1.3 Confidential - Pericom Semiconductor 13-0171




ADDDEEG	DCI CEC OFFERE	
ADDRESS A6h	PCI CFG OFFSET D4h (Port 3)	DESCRIPTION Slot Capability 1 of Port 3
Aon	D4h (Port 3) D4h: Bit [31:16]	Bit [15:0]: Mapping to the high word of slot capability register
POh	80h (Port 0)	Shi [15:0]. Mapping to the high word of slot capability register           XPIP_CSR3_0 for Port 0
B0h		
DAI	80h: Bit[15:0] 80h (Port 1)	Bit[15:0]: XPIP_CSR3[15:0]
B2h		XPIP_CSR3_0 for Port 1
D 41	80h: Bit[15:0]	Bit[15:0]: XPIP_CSR3[15:0]
B4h	80h (Port 2) 80h: Bit[15:0]	XPIP_CSR3_0 for Port 2 Pit(15:01: XPIP_CSP2(15:01)
B6h	80h: Bit[15:0] 80h (Port 3)	Bit[15:0]: XPIP_CSR3[15:0]
DOII		XPIP_CSR3_0 for Port 3
COL	80h: Bit[15:0]	Bit[15:0]: XPIP_CSR3[15:0] XPIP_CSR3_1 for Port 0
C0h	80h (Port 0) 80h: Bit[31:16]	
C2h	80h (Port 1)	Bit[15:0]: XPIP_CSR3[31:16] XPIP_CSR3_1 for Port 0
C2II	80h: Bit[31:16]	
C4h		Bit[15:0]: XPIP_CSR3[31:16] XPIP_CSR3_1 for Port 0
C4n	80h (Port 2) 80h: Bit[21:16]	
C6h	80h: Bit[31:16] 80h (Port 3)	Bit[15:0]: XPIP_CSR3[31:16] XPIP_CSR3_1 for Port 0
Con		
D0h	80h: Bit[31:16] 70h (Port 0)	Bit[15:0]: XPIP_CSR3[31:16]
DOII	70h: Bit [12:0]	Replay Time-out Counter for Port 0
	8ch (Port0)	Bit [12:0]: Relay Time-out Counter
	8ch: Bit[25:24]	REV_TS_CTR for Port0 Bit[14:13] REV_TS_CTR
Dal	70h (Port 1)	Replay Time-out Counter for Port 1
D2h	70h: Bit [12:0]	Bit [12:0]: Relay Time-out Counter
	8ch (Port1)	<b>REV_TS_CTR for Port1</b>
	8ch: Bit[25:24]	Bit[14:13] REV_TS_CTR
D4h	70h (Port 2)	Replay Time-out Counter for Port 2
D4II	70h: Bit [12:0]	Bit [12:0]: Relay Time-out Counter
	8ch (Port2)	<b>REV_TS_CTR for Port2</b>
	8ch: Bit[25:24]	Bit[14:13] REV_TS_CTR
D6h	70h (Port 3)	Replay Time-out Counter for Port 3
Doll	70h: Bit [12:0]	Bit [12:0]: Relay Time-out Counter
	8ch (Port3)	REV_TS_CTR for Port3
	8ch: Bit[25:24]	Bit[14:13] REV_TS_CTR
E0h	70h (Port 0)	Acknowledge Latency Timer for Port 0
Lon	70h: Bit [30:16]	Bit [30:16]: Acknowledge Latency Timer
E2h	70h (Port 1)	Acknowledge Latency Timer for Port 1
1.211	70h: Bit [30:16]	Bit [30:16]: Acknowledge Latency Timer
E4h	70h (Port 2)	Acknowledge Latency Timer for Port 2
12411	70h: Bit [30:16]	Bit [30:16]: Acknowledge Latency Timer
E6h	70h (Port 3)	Acknowledge Latency Timer for Port 3
LOII	70h: Bit [30:16]	Bit [30:16]: Acknowledge Latency Timer
	15Ch (Port 0)	VC1 MAX Time Slot and TC/VC Map for Port 0
F0h	15Ch: Bit [22:16]	<ul> <li>Bit [6:0]: The maximum time slot supported by VC1</li> </ul>
1011	160h: Bit [7:0]	<ul> <li>Bit [0:0]: The maximum time slot supported by VC1</li> <li>Bit [15:8]: When set, it indicates the corresponding TC is</li> </ul>
	100fi. Bit [7.0]	mapped into VC1
F2h	15Ch (Port 1)	VC1 MAX Time Slot and TC/VC Map for Port 1
1.7711	15Ch: Bit [22:16]	<ul> <li>Bit [6:0]: The maximum time slot supported by VC1</li> </ul>
	160h: Bit [7:0]	<ul> <li>Bit [0:0]: The maximum time slot supported by VC1</li> <li>Bit [15:8]: When set, it indicates the corresponding TC is</li> </ul>
	100ii. Dit [7.0]	mapped into VC1
F4h	15Ch (Port 2)	VC1 MAX Time Slot and TC/VC Map for Port 2
	15Ch: Bit [22:16]	<ul> <li>Bit [6:0]: The maximum time slot supported by VC1</li> </ul>
	1001. Dit [7.0]	
Ech	15Ch (Port 3)	
1.011		
	10011. Bit [7.0]	• Bit [15:8]: when set, it indicates the corresponding TC mapped into VC1
F6h	160h: Bit [7:0] 15Ch (Port 3) 15Ch: Bit [22:16] 160h: Bit [7:0]	<ul> <li>Bit [15:8]: When set, it indicates the corresponding TC is mapped into VC1</li> <li>VC1 MAX Time Slot and TC/VC Map for Port 3</li> <li>Bit [6:0]: The maximum time slot supported by VC1</li> <li>Bit [15:8]: When set, it indicates the corresponding TC mapped</li> </ul>



#### 6.2 SMBus INTERFACE

The PI7C9X2G303EL provides the System Management Bus (SMBus), a two-wire interface through which a simple device can communicate with the rest of the system. The SMBus interface on the PI7C9X2G303EL is a bidirectional slave interface. It can receive data from the SMBus master or send data to the master. The interface allows full access to the configuration registers. A SMBus master, such as the processor or other SMBus devices, can read or write to every RW configuration register (read/write register). In addition, the RO and HwInt registers (read-only and hardware initialized registers) that can be auto-loaded by the EEPROM interface can also be read and written by the SMBus interface. This feature allows increases in the system expandability and flexibility in system implementation.





The SMBus interface on the PI7C9X2G303EL consists of one SMBus clock pin (SMBCLK), a SMBus data pin (SMBDATA), and 3 SMBus address pins (GPIO[5:7]). The SMBus clock pin provides or receives the clock signal. The SMBus data pin facilitates the data transmission and reception. Both of the clock and data pins are bidirectional. The SMBus address pins determine the address to which the PI7C9X2G303EL responds to. The SMBus address pins generate addresses according to the following table:

BIT	SMBus Address		
0	GPIO[5]		
1	GPIO[6]		
2	GPIO[7]		
3	1		
4	0		
5	1		
6	1		



# 7 REGISTER DESCRIPTION

# 7.1 REGISTER TYPES

REGISTER TYPE DEFINITION	
HwInt	Hardware Initialization
RO	Read Only
RW	Read / Write
RWC	Read / Write 1 to Clear
RWCS	Sticky – Read Only / Write 1 to Clear
RWS	Sticky – Read / Write
ROS	Sticky – Read Only

### 7.2 TRANSPARENT MODE CONFIGURATION REGISTERS

When the port of the Switch is set to operate at the transparent mode, it is represented by a logical PCI-to-PCI Bridge that implements type 1 configuration space header. The following table details the allocation of the register fields of the PCI 2.3 compatible type 1 configuration space header.

31 –24	23 - 16	15 - 8	7 –0	BYTE OFFSET
Dev	ice ID	Vend	lor ID	00h
Prima	ry Status	Com	mand	04h
	Class Code		Revision ID	08h
Reserved	Header Type	Primary Latency Timer	Cache Line Size	0Ch
	Res	served		10h – 17h
Secondary Latency Timer	Subordinate Bus Number	Secondary Bus Number	Primary Bus Number	18h
Second	ary Status	I/O Limit Address	I/O Base Address	1Ch
Memory Limit Address		Memory Base Address		20h
Prefetchable Memory Limit Address		Prefetchable Memory Base Address		24h
	28h			
	Prefetchable Memory L	imit Address Upper 32-bit		2Ch
I/O Limit Add	ress Upper 16-bit	I/O Base Addre	ess Upper 16-bit	30h
	34h			
	38h			
Bridge Control		Interrupt Pin	Interrupt Line	3Ch
Power Management Capabilities		Next Item Pointer=4C (5C)	Capability ID=01	40h
PM Data	PPB Support Extensions	Power Management Data		44h
Message Control		Next Item Pointer=: 64	Capability ID=05	4Ch
	Messag	e Address	•	50h
	Message U	pper Address		54h
Res	served	Messa	ge Data	58h
VPD Register		Next Item Pointer=64	Capability ID=03	5Ch
	60h			
Length in	Bytes (34h)	Next Item Pointer=B0	Capability ID=09	64h
	68h			
	6Ch			
ACK Lat	ency Timer	Replay Time-out Counter		70h
PHY Pa	arameter 0	Switch Modes		74h
PHY Pa	arameter 1	XPIP_CSR2 arameter 2		78h
	7Ch			
	80h			



	Datasneet							
31 –24	23 - 16	15 – 8	7 –0	BYTE OFFSET				
	XPIP_CSR4							
	XPIP_CSR5							
XPIP_CSR7	XPIP_CSR6	TL	CSR	8Ch				
	PHY pa	arameter 3		90h				
Reserved	PHYL1 RXEQ	PHY TX Mar	rgin parameter	94h				
Reserved	Buffer Ctrl	OP	Mode	98h				
	Res	erved		(9Ch – ACh)				
Res	erved	Next Item Pointer=C0	SSID/SSVID Capability ID=0D	B0h				
SS	SID	SSV	VID	B4h				
	GPIO Data	and Control		B8h				
EEPRO	OM Data	EEPROM Address	EEPROM Control	BCh				
PCI Express Ca	pabilities Register	Next Item Pointer=00	Capability ID=10	C0h				
	Device Capabilities							
Devic	e Status	Device Control		C8h				
	Link Ca	apabilities		CCh				
Link	Link Status Link Control							
	Slot Ca	pabilities		D4h				
Slot	Status	Slot Control		D8h				
	Res	erved		DCh				
		erved		E0h				
	Device Capabilities 2							
	Device Status / Control 2							
	Link Capabilities 2							
	Link Statu	is /Control 2		F0h				
	Slot Ca	pabilities 2		F4h				
	Slot Statu	s /Control 2		F8h				
	Res	served		FCh				

Other than the PCI 2.3 compatible configuration space header, the Switch also implements PCI express extended configuration space header, which includes advanced error reporting, virtual channel, and power budgeting capability registers. The following table details the allocation of the register fields of PCI express extended capability space header. The first extended capability always begins at offset 100h with a PCI Express Enhanced Capability header and the rest of capabilities are located at an offset greater than 0FFh relative to the beginning of PCI compatible configuration space.

31 - 24	23	- 16	15 - 8	7 –0	BYTE OFFSET
Next Capability Offset=140h Cap. Version		PCI Express Extended Capability ID=0001h		100h	
	Une	correctable Err	or Status Register		104h
	Un	correctable Err	ror Mask Register		108h
	Unce	orrectable Erro	or Severity Register		10Ch
	Co	orrectable Erro	or Status Register		110h
	C	orrectable Erro	or Mask Register		114h
	Advanced	Error Capabili	ities and Control Register		118h
		Header Lo	og Register		11Ch - 128h
		Rese	erved		12Ch - 13Fh
Next Capability Offs	Next Capability Offset=20Ch Cap. Version		PCI Express Extended Capability ID=0002h		140h
	I	Port VC Capab	vility Register 1		144h
VC Arbitration Table Offset=3		Po	ort VC Capability Register	r 2	148h
Port VC Sta	atus Register		Port VC Co	ntrol Register	14Ch
Port Arbitration Table Offset=4	VC Resource Capability Register (0)				150h
	154h				
VC Resource S	VC Resource Status Register (0)			Reserved	
Port Arbitration Table Offset=6		VC R	Resource Capability Regist	er (1)	15Ch
	VC	C Resource Co	ntrol Register (1)		160h



							Datasneet
31 -	-24	23 -	- 16	15	- 8	7 –0	BYTE OFFSET
VC	C Resource St	atus Register	(1)		Rese	erved	164h
			Rese	erved			16Ch – 168h
		VC A	Arbitration Ta	ble with 32 P	hases		170h – 17Ch
		Port Arbit	ration Table v	vith 128 Phas	es for VC0		180h – 1BCh
		Port Arbit	ration Table v	vith 128 Phas	es for VC1		1C0h - 1FCh
			Rese	erved			200h - 20Bh
Next Capa	bility Offset=	220/230h	Cap. Version	PCI Exp	ress Extended	d Capability ID=0004h	20Ch
-		Rese				Data Select Register	210h
	Data Register						
	Reserved Power Budget Capability Register						
		Rese	rved			cupacinity negister	21Ch
Next Ca	apability Offs	et=000h	Cap version	PCI Expi	ess Extended	l Capability ID=000Dh	220h
	ACS C	Control	•	ACS Capability			224h
		Rese	erved			Egress Control Vector	228h
			Rese	erved		· •	22Ch
Next Ca	Next Capability Offset=000h Cap version			PCI Exp	ress Extended	d Capability ID=0018h	230h
Reserved	Max No-	Max N	o-Snoop	Reserved	Max	Max Snoop Latency	234h
	Snoop	Latenc	y Value		Snoop	Value	
	Latency				Latency		
	Scale				Scale		

## 7.2.1 VENDOR ID REGISTER – OFFSET 00h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Vendor ID	RO	Identifies Pericom as the vendor of this device. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 12D8h.

#### 7.2.2 DEVICE ID REGISTER - OFFSET 00h

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	Device ID	RO	Identifies this device as the PI7C9X2G303. The default value may be changed by SMBus or auto-loading from EEPROM. Resets to 2303h.

## 7.2.3 COMMAND REGISTER – OFFSET 04h

BIT	FUNCTION	TYPE	DESCRIPTION
0	I/O Space Enable	RW	0b: Ignores I/O transactions on the primary interface 1b: Enables responses to I/O transactions on the primary interface Resets to 0b.
1	Memory Space Enable	RW	0b: Ignores memory transactions on the primary interface 1b: Enables responses to memory transactions on the primary interface Reset to 0b.
2	Bus Master Enable	RW	0b: Does not initiate memory or I/O transactions on the upstream port and handles as an Unsupported Request (UR) to memory and I/O transactions



BIT	FUNCTION	TYPE	DESCRIPTION
			on the downstream port. For Non-Posted Requests, a completion with UR completion status must be returned 1b: Enables the Switch Port to forward memory and I/O Read/Write transactions in the upstream direction
			Reset to 0b.
3	Special Cycle Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
4	Memory Write And Invalidate Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
5	VGA Palette Snoop Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
6	Parity Error Response Enable	RW	<ul> <li>Ob: Switch may ignore any parity errors that it detects and continue normal operation</li> <li>1b: Switch must take its normal action when a parity error is detected</li> <li>Reset to Ob.</li> </ul>
7	Wait Cycle Control	RO	Does not apply to PCI Express. Must be hardwired to 0.
8	SERR# enable	RW	0b: Disables the reporting of Non-fatal and Fatal errors detected by the Switch to the Root Complex b1: Enables the Non-fatal and Fatal error reporting to Root Complex Reset to 0b.
9	Fast Back-to-Back Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
10	Interrupt Disable	RW	Controls the ability of a PCI Express device to generate INTx Interrupt Messages. In the Switch, this bit does not affect the forwarding of INTx messages from the downstream ports. Reset to 0b.
15:11	Reserved	RO	Reset to 0b.

## 7.2.4 PRIMARY STATUS REGISTER – OFFSET 04h

BIT	FUNCTION	TYPE	DESCRIPTION
18:16	Reserved	RO	Reset to 000b.
19	Interrupt Status	RO	Indicates that an INTx Interrupt Message is pending internally to the device. In the Switch, the forwarding of INTx messages from the downstream device of the Switch port is not reflected in this bit. Must be hardwired to 0b.
20	Capabilities List	RO	Set to 1 to enable support for the capability list (offset 34h is the pointer to the data structure). Reset to 1b.
21	66MHz Capable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
22	Reserved	RO	Reset to 0b.
23	Fast Back-to-Back Capable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
24	Master Data Parity Error	RWC	Set to 1 (by a requester) whenever a Parity error is detected or forwarded on the primary side of the port in a Switch. If the Parity Error Response Enable bit is cleared, this bit is never set. Reset to 0b.
26:25	DEVSEL# timing	RO	Does not apply to PCI Express. Must be hardwired to 0b.
27	Signaled Target Abort	RO	Set to 1 (by a completer) whenever completing a request on the primary side using the Completer Abort Completion Status. Reset to 0b.
28	Received Target Abort	RO	Set to 1 (by a requestor) whenever receiving a Completion with Completer Abort Completion Status on the primary side. Reset to 0b.
29	Received Master	RO	Set to 1 (by a requestor) whenever receiving a Completion with Unsupported



BIT	FUNCTION	TYPE	DESCRIPTION
	Abort		Request Completion Status on primary side.
			Reset to 0b.
30	Signaled System Error	RWC	Set to 1 when the Switch sends an ERR_FATAL or ERR_NONFATAL Message, and the SERR Enable bit in the Command register is 1. Reset to 0b.
31	Detected Parity Error	RWC	Set to 1 whenever the primary side of the port in a Switch receives a Poisoned TLP. Reset to 0b.

#### 7.2.5 **REVISION ID REGISTER - OFFSET 08h**

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Revision	RO	Indicates revision number of device. Hardwired to 05h.

#### 7.2.6 CLASS CODE REGISTER - OFFSET 08h

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Programming	RO	Read as 00h to indicate no programming interfaces have been defined for
	Interface		PCI-to-PCI Bridges.
23:16	Sub-Class Code	RO	Read as 04h to indicate device is a PCI-to-PCI Bridge.
31:24	Base Class Code	RO	Read as 06h to indicate device is a Bridge device.

#### CACHE LINE REGISTER - OFFSET 0Ch 7.2.7

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Cache Line Size	RW	The cache line size register is set by the system firmware and the operating system cache line size. This field is implemented by PCI Express devices as a RW field for legacy compatibility, but it has no impact on any PCI Express device functionality. Reset to 0b.

#### 7.2.8 PRIMARY LATENCY TIMER REGISTER - OFFSET 0Ch

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Primary Latency timer	RO	Does not apply to PCI Express. Must be hardwired to 00h.

#### 7.2.9 HEADER TYPE REGISTER - OFFSET 0Ch

BIT	FUNCTION	TYPE	DESCRIPTION
23:16	Header Type	RO	Read as 01h to indicate that the register layout conforms to the standard PCI- to-PCI Bridge layout.

#### PRIMARY BUS NUMBER REGISTER - OFFSET 18h 7.2.10

BIT FUNCTION

TYPE DESCRIPTION



BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Primary Bus Number	RW	Indicates the number of the PCI bus to which the primary interface is connected. The value is set in software during configuration. Reset to 00h.

## 7.2.11 SECONDARY BUS NUMBER REGISTER – OFFSET 18h

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Secondary Bus Number	RW	Indicates the number of the PCI bus to which the secondary interface is connected. The value is set in software during configuration. Reset to 00h.

#### 7.2.12 SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h

BIT	FUNCTION	TYPE	DESCRIPTION
23:16	Subordinate Bus Number	RW	Indicates the number of the PCI bus with the highest number that is subordinate to the Bridge. The value is set in software during configuration. Reset to 00h.

#### 7.2.13 SECONDARY LATENCY TIMER REGISTER – OFFSET 18h

BIT	FUNCTION	TYPE	DESCRIPTION
31:24	Secondary Latency Timer	RO	Does not apply to PCI Express. Must be hardwired to 00h.

#### 7.2.14 I/O BASE ADDRESS REGISTER – OFFSET 1Ch

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	32-bit Indicator	RO	Read as 01h to indicate 32-bit I/O addressing.
7:4	I/O Base Address [15:12]	RW	Defines the bottom address of the I/O address range for the Bridge to determine when to forward I/O transactions from one interface to the other. The upper 4 bits correspond to address bits [15:12] and are writable. The lower 12 bits corresponding to address bits [11:0] are assumed to be 0. The upper 16 bits corresponding to address bits [31:16] are defined in the I/O base address upper 16 bits address register. Reset to 0h.

## 7.2.15 I/O LIMIT ADDRESS REGISTER – OFFSET 1Ch

BIT	FUNCTION	TYPE	DESCRIPTION
11:8	32-bit Indicator	RO	Read as 01h to indicate 32-bit I/O addressing.
15:12	I/O Limit Address [15:12]	RW	Defines the top address of the I/O address range for the Bridge to determine when to forward I/O transactions from one interface to the other. The upper 4 bits correspond to address bits [15:12] and are writable. The lower 12 bits corresponding to address bits [11:0] are assumed to be FFFh. The upper 16 bits corresponding to address bits [31:16] are defined in the I/O limit address upper 16 bits address register. Reset to 0h.



## 7.2.16 SECONDARY STATUS REGISTER – OFFSET 1Ch

BIT	FUNCTION	TYPE	DESCRIPTION
20:16	Reserved	RO	Reset to 00000b.
21	66MHz Capable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
22	Reserved	RO	Reset to 0b.
23	Fast Back-to-Back Capable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
24	Master Data Parity Error	RWC	Set to 1 (by a requester) whenever a Parity error is detected or forwarded on the secondary side of the port in a Switch. If the Parity Error Response Enable bit is cleared, this bit is never set. Reset to 0b.
26:25	DEVSEL_L timing	RO	Does not apply to PCI Express. Must be hardwired to 0b.
27	Signaled Target Abort	RO	Set to 1 (by a completer) whenever completing a request in the secondary side using Completer Abort Completion Status. Reset to 0b.
28	Received Target Abort	RO	Set to 1 (by a requestor) whenever receiving a Completion with Completer Abort Completion Status in the secondary side. Reset to 0b.
29	Received Master Abort	RO	Set to 1 (by a requestor) whenever receiving a Completion with Unsupported Request Completion Status in secondary side. Reset to 0b.
30	Received System Error	RWC	Set to 1 when the Switch sends an ERR_FATAL or ERR_NONFATAL Message, and the SERR Enable bit in the Bridge Control register is 1. Reset to 0b.
31	Detected Parity Error	RWC	Set to 1 whenever the secondary side of the port in a Switch receives a Poisoned TLP. Reset to 0b.

#### 7.2.17 MEMORY BASE ADDRESS REGISTER – OFFSET 20h

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	Reserved	RO	Reset to 0h.
15:4	Memory Base Address [15:4]	RW	Defines the bottom address of an address range for the Bridge to determine when to forward memory transactions from one interface to the other. The upper 12 bits correspond to address bits [31:20] and are able to be written to. The lower 20 bits corresponding to address bits [19:0] are assumed to be 0. Reset to 000h.

# 7.2.18 MEMORY LIMIT ADDRESS REGISTER – OFFSET 20h

BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Reserved	RO	Reset to 0h.
31:20	Memory Limit Address [31:20]	RW	Defines the top address of an address range for the Bridge to determine when to forward memory transactions from one interface to the other. The upper 12 bits correspond to address bits [31:20] and are writable. The lower 20 bits corresponding to address bits [19:0] are assumed to be FFFFFh. Reset to 000h.



#### 7.2.19 PREFETCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 24h

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	64-bit addressing	RO	Read as 0001b to indicate 64-bit addressing.
15:4	Prefetchable Memory Base Address [31:20]	RW	Defines the bottom address of an address range for the Bridge to determine when to forward memory read and write transactions from one interface to the other. The upper 12 bits correspond to address bits [31:20] and are writable. The lower 20 bits are assumed to be 0. The memory base register upper 32 bits contain the upper half of the base address. Reset to 000h.

#### 7.2.20 PREFETCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h

BIT	FUNCTION	TYPE	DESCRIPTION
19:16	64-bit addressing	RO	Read as 0001b to indicate 64-bit addressing.
31:20	Prefetchable Memory Limit Address [31:20]	RW	Defines the top address of an address range for the Bridge to determine when to forward memory read and write transactions from one interface to the other. The upper 12 bits correspond to address bits [31:20] and are writable. The lower 20 bits are assumed to be FFFFFh. The memory limit upper 32 bits register contains the upper half of the limit address. Reset to 000h.

#### 7.2.21 PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER – OFFSET 28h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Prefetchable Memory Base Address, Upper 32-bits [63:32]	RW	Defines the upper 32-bits of a 64-bit bottom address of an address range for the Bridge to determine when to forward memory read and write transactions from one interface to the other. Reset to 00000000h.

#### 7.2.22 PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER – OFFSET 2Ch

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Prefetchable Memory Limit Address, Upper 32-bits [63:32]	RW	Defines the upper 32-bits of a 64-bit top address of an address range for the Bridge to determine when to forward memory read and write transactions from one interface to the other. Reset to 00000000h.

#### 7.2.23 I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	I/O Base Address, Upper 16-bits [31:16]	RW	Defines the upper 16-bits of a 32-bit bottom address of an address range for the Bridge to determine when to forward I/O transactions from one interface to the other.



BIT	FUNCTION	TYPE	DESCRIPTION
			Reset to 0000h.

#### 7.2.24 I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	I/O Limit Address, Upper 16-bits [31:16]	RW	Defines the upper 16-bits of a 32-bit top address of an address range for the Bridge to determine when to forward I/O transactions from one interface to the other. Reset to 0000h.

#### 7.2.25 CAPABILITY POINTER REGISTER – OFFSET 34h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Capability Pointer	RO	Pointer points to the PCI power management registers (40h). Reset to 40h.

#### 7.2.26 INTERRUPT LINE REGISTER – OFFSET 3Ch

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Interrupt Line	RW	Reset to 00h.

#### 7.2.27 INTERRUPT PIN REGISTER – OFFSET 3Ch

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Interrupt Pin	RO	The Switch implements INTA virtual wire interrupt signals to represent hot- plug events at downstream ports. The default value on the downstream ports may be changed by SMBus or auto-loading from EEPROM. Reset to 00h (Upstream port). Reset to 01h (Downstream port).

#### 7.2.28 BRIDGE CONTROL REGISTER – OFFSET 3Ch

BIT	FUNCTION	TYPE	DESCRIPTION
16	Parity Error Response	RW	0b: Ignore Poisoned TLPs on the secondary interface 1b: Enable the Poisoned TLPs reporting and detection on the secondary interface Reset to 0b.
17	S_SERR# enable	RW	<ul> <li>0b: Disables the forwarding of EER_COR, ERR_NONFATAL and ERR_FATAL from secondary to primary interface</li> <li>1b: Enables the forwarding of EER_COR, ERR_NONFATAL and ERR_FATAL from secondary to primary interface</li> <li>Reset to 0b.</li> </ul>
18	ISA Enable	RW	<ul> <li>Ob: Forwards downstream all I/O addresses in the address range defined by the I/O Base, I/O Base, and Limit registers</li> <li>1b: Forwards upstream all I/O addresses in the address range defined by the I/O Base and Limit registers that are in the first 64KB of PCI I/O address space (top 768 bytes of each 1KB block)</li> </ul>

Oct 2013 – Revision 1.3 Confidential - Pericom Semiconductor 13-0171



BIT	FUNCTION	TYPE	DESCRIPTION
			Reset to 0b.
19	VGA Enable	RW	<ul> <li>0: Ignores access to the VGA memory or IO address range</li> <li>1: Forwards transactions targeted at the VGA memory or IO address range</li> <li>VGA memory range starts from 000A 0000h to 000B FFFFh</li> <li>VGA IO addresses are in the first 64KB of IO address space.</li> <li>AD [9:0] is in the ranges 3B0 to 3BBh and 3C0h to 3DFh.</li> <li>Reset to 0b. Please note that this bit is reserved in Port 2, Port 3 and Port 4.</li> </ul>
20	VGA 16-bit decode	RW	0b: Executes 10-bit address decoding on VGA I/O accesses         1b: Executes 16-bit address decoding on VGA I/O accesses         Reset to 0b. Please note that this bit is reserved in Port 2, Port 3 and Port 4.
21	Master Abort Mode	RO	Does not apply to PCI Express. Must be hardwired to 0b.
22	Secondary Bus Reset	RW	<ul> <li>Ob: Does not trigger a hot reset on the corresponding PCI Express Port</li> <li>1b: Triggers a hot reset on the corresponding PCI Express Port</li> <li>At the downstream port, it asserts PORT_RST# to the attached downstream device.</li> <li>At the upstream port, it asserts the PORT_RST# at all the downstream ports.</li> <li>Reset to 0b.</li> </ul>
23	Fast Back-to-Back Enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
24	Primary Master Timeout	RO	Does not apply to PCI Express. Must be hardwired to 0b.
25	Secondary Master Timeout	RO	Does not apply to PCI Express. Must be hardwired to 0b.
26	Master Timeout Status	RO	Does not apply to PCI Express. Must be hardwired to 0b.
27	Discard Timer SERR# enable	RO	Does not apply to PCI Express. Must be hardwired to 0b.
31:28	Reserved	RO	Reset to 0h.

#### 7.2.29 POWER MANAGEMENT CAPABILITY ID REGISTER – OFFSET 40h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced	RO	Read as 01h to indicate that these are power management enhanced capability
7.0	Capabilities ID	KU	registers.

#### 7.2.30 NEXT ITEM POINTER REGISTER – OFFSET 40h

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Next Item Pointer	RO	At upstream ports, the pointer points to the Vital Protocol Data (VPD) capability register (5Ch). At downstream ports, the pointer points to the Message capability register (4Ch). Reset to 5Ch (Upstream port). Reset to 4Ch (Downstream port).

#### 7.2.31 POWER MANAGEMENT CAPABILITIES REGISTER – OFFSET 40h

BIT	FUNCTION	TYPE	DESCRIPTION
18:16	Power Management	RO	Read as 011b to indicate the device is compliant to Revision 1.2 of PCI
10.10	Revision	Ro	Power Management Interface Specifications.
19	PME# Clock	RO	Does not apply to PCI Express. Must be hardwired to 0b.



BIT	FUNCTION	TYPE	DESCRIPTION
20	Reserved	RO	Reset to 0b.
21	Device Specific Initialization	RO	Read as 0b to indicate Switch does not have device specific initialization requirements. The default value may be changed by SMBus or auto-loading from EEPROM.
24:22	AUX Current	RO	Reset as 111b to indicate the Switch needs 375 mA in D3 state. The default value may be changed by SMBus or auto-loading from EEPROM.
25	D1 Power State Support	RO	Read as 1b to indicate Switch supports the D1 power management state. The default value may be changed by SMBus or auto-loading from EEPROM.
26	D2 Power State Support	RO	Read as 1b to indicate Switch supports the D2 power management state. The default value may be changed by SMBus or auto-loading from EEPROM.
31:27	PME# Support	RO	Read as 11111b to indicate Switch supports the forwarding of PME# message in all power states. The default value may be changed by SMBus or auto- loading from EEPROM.

## 7.2.32 POWER MANAGEMENT DATA REGISTER – OFFSET 44h

BIT	FUNCTION	TYPE	DESCRIPTION
1:0	Power State	RW	Indicates the current power state of the Switch. Writing a value of D0 when the previous state was D3 cause a hot reset without asserting DWNRST_L. 00b: D0 state 01b: D1 state 10b: D2 state 11b: D3 hot state Reset to 00b.
2	Reserved	RO	Reset to 0b.
3	No_Soft_Reset	RO	When set, this bit indicates that device transitioning from D3hot to D0 does not perform an internal reset. When clear, an internal reset is performed when power state transits from D3hot to D0. This bit can be rewritten with EEPROM programming. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 1b.
7:4	Reserved	RO	Reset to 0b.
8	PME# Enable	RWS	When asserted, the Switch will generate the PME# message. Reset to 0b.
12:9	Data Select	RW	Select data registers. Reset to 0h.
14:13	Data Scale	RO	Reset to 00b.
15	PME status	ROS	Read as 0b as the PME# message is not implemented.

## 7.2.33 PPB SUPPORT EXTENSIONS - OFFSET 44h

BIT	FUNCTION	TYPE	DESCRIPTION
21:16	Reserved	RO	Reset to 000000b.
22	B2_B3 Support for	RO	Does not apply to PCI Express. Must be hardwired to 0b.
22	D3 <sub>HOT</sub>	ĸo	
23	Bus Power / Clock	RO	Does not apply to PCI Express. Must be hardwired to 0b.
23	Control Enable	KÜ	

#### 7.2.34 DATA REGISTER – OFFSET 44h

BIT	FUNCTION	TYPE	DESCRIPTION
31:24	Data Register	RO	Data Register. The default value may be changed by SMBus or auto-loading from EEPROM.



	BIT	FUNCTION	TYPE	DESCRIPTION
[				Reset to 0b.

#### 7.2.35 MSI CAPABILITY ID REGISTER – OFFSET 4Ch (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced Capabilities ID	RO	Read as 05h to indicate that this is message signal interrupt capability register.

#### 7.2.36 NEXT ITEM POINTER REGISTER – OFFSET 4Ch (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Next Item Pointer	RO	Pointer points to the Vendor specific capability register (A4h).
			Reset to 64h.

#### 7.2.37 MESSAGE CONTROL REGISTER – OFFSET 4Ch (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
16	MSI Enable	RW	<ul><li>0b: The function is prohibited from using MSI to request service</li><li>1b: The function is permitted to use MSI to request service and is prohibited from using its INTx # pin</li><li>Reset to 0b.</li></ul>
19:17	Multiple Message Capable	RO	Read as 000b.
22:20	Multiple Message Enable	RW	Reset to 000b.
23	64-bit address capable	RO	0b: The function is not capable of generating a 64-bit message address 1b: The function is capable of generating a 64-bit message address Reset to 1b.
31:24	Reserved	RO	Reset to 00h.

#### 7.2.38 MESSAGE ADDRESS REGISTER – OFFSET 50h (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
1:0	Reserved	RO	Reset to 00b.
31:2	Message Address	RW	If the message enable bit is set, the contents of this register specify the DWORD aligned address for MSI memory write transaction.
			Reset to 0.

# 7.2.39 MESSAGE UPPER ADDRESS REGISTER – OFFSET 54h (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Message Upper Address	RW	This register is only effective if the device supports a 64-bit message address is set. Reset to 00000000h.



#### 7.2.40 MESSAGE DATA REGISTER – OFFSET 58h (Downstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Message Data	RW	Reset to 0000h.

#### 7.2.41 VPD CAPABILITY ID REGISTER – OFFSET 5Ch (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced Capabilities ID	RO	Read as 03h to indicate that these are VPD enhanced capability registers.
	eupaonnies in		Reset to 03h.

#### 7.2.42 NEXT ITEM POINTER REGISTER – OFFSET 5Ch (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Next Item Pointer	RO	Pointer points to the Vendor specific capability register (64h). Reset to 64h.

#### 7.2.43 VPD REGISTER – OFFSET 5Ch (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
17:16	Reserved	RO	Reset to 00b.
23:18	VPD Address	RW	Contains DWORD address that is used to generate read or write cycle to the VPD table stored in EEPROM.
			Reset to 000000b.
30:24	Reserved	RO	Reset to 0000000b.
31	VPD operation	RW	<ul> <li>0b: Performs VPD read command to VPD table at the location as specified in VPD address. This bit is kept '0' and then set to '1' automatically after EEPROM cycle is finished</li> <li>1b: Performs VPD write command to VPD table at the location as specified in VPD address. This bit is kept '1' and then set to '0' automatically after EEPROM cycle is finished.</li> <li>Reset to 0b.</li> </ul>

#### 7.2.44 VPD DATA REGISTER – OFFSET 60h (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	VPD Data	RW	When read, it returns the last data read from VPD table at the location as specified in VPD Address.
			When written, it places the current data into VPD table at the location as specified in VPD Address.

#### 7.2.45 VENDOR SPECIFIC CAPABILITY ID REGISTER – OFFSET 64h

BIT FUNCTION

TYPE DESCRIPTION



BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced Capabilities ID	RO	Read as 09h to indicate that these are vendor specific capability registers. Reset to 09h.

#### 7.2.46 NEXT ITEM POINTER REGISTER – OFFSET 64h

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Next Item Pointer	RO	Pointer points to the SSID/SSVID capability register (B0h).
			Reset to B0h.

#### 7.2.47 LENGTH REGISTER – OFFSET 64h

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	Length Information	RO	The length field provides the information for number of bytes in the capability structure (including the ID and Next pointer bytes).
			Reset to 0034h.

#### 7.2.48 XPIP CSR0 – OFFSET 68h (Test Purpose Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Reserved	RW	Reset to 04001060h.

#### 7.2.49 XPIP CSR1 – OFFSET 6Ch (Test Purpose Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Reserved	RW	Reset to 04000800h.

#### 7.2.50 REPLAY TIME-OUT COUNTER – OFFSET 70h

BIT	FUNCTION	TYPE	DESCRIPTION
11:0	User Replay Timer	RW	A 12-bit register contains a user-defined value. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 000h.
12	Enable User Replay Timer	RW	When asserted, the user-defined replay time-out value is be employed. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
13	Power Management Capability Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
14	MSI Capability Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.



BIT	FUNCTION	TYPE	DESCRIPTION
15	Reserved	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
			Reset to ob.

## 7.2.51 ACKNOWLEDGE LATENCY TIMER – OFFSET 70h

BIT	FUNCTION	TYPE	DESCRIPTION
29:16	User ACK Latency Timer	RW	A 14-bit register contains a user-defined value. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0.
30	Enable User ACK Latency	RW	When asserted, the user-defined ACK latency value is be employed. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
31	VGA decode enable	RO	Enable the VGA range decode Reset to 1b.

## 7.2.52 SWITCH OPERATION MODE – OFFSET 74h (Upstream Port)

BIT	FUNCTION	TYPE	DESCRIPTION
0	Store-Forward	RW	When set, a store-forward mode is used. Otherwise, the chip is working under cut-through mode. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
2:1	Cut-through Threshold	RW	Cut-through Threshold. When forwarding a packet from low-speed port to high-speed mode, the chip provides the capability to adjust the forwarding threshold. The default value may be changed by SMBus or auto-loading from EEPROM. 00b: the threshold is set at the middle of forwarding packet 01b: the threshold is set ahead 1-cycle of middle point 10b: the threshold is set ahead 2-cycle of middle point. 11b: the threshold is set ahead 3-cycle of middle point. 11b: the threshold is set ahead 3-cycle of middle point. Reset to 01b. When set, the round-robin arbitration will stay in the arbitrated port
3	Port Arbitration Mode	RW	when set, the round-robin arbitration will stay in the arbitrated port even if the credit is not enough but request is pending. When clear, the round-robin arbitration will always go to the requesting port, which the outgoing credit is enough for the packet queued in the port. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
4	Credit Update Mode	RW	<ul><li>When set, the frequency of releasing new credit to the link partner will be one credit per update.</li><li>When clear, the frequency of releasing new credit to the link partner will be two credits per update.</li><li>The default value may be changed by SMBus or auto-loading from EEPROM.</li><li>Reset to 0b.</li></ul>
5	Ordering on Different Egress Port Mode	RW	When set, there has ordering rule on packets for different egress port. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.



BIT	FUNCTION	TYPE	DESCRIPTION
6	Ordering on Different Tag of Completion Mode	RW	When set, there has ordering rule between completion packet with different tag. The default value may be changed by SMBus or auto- loading from EEPROM. Reset to 0b.
7	Reserved	RO	Reset to 0.
13:8	Power management Control parameter	RW	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 000001b.
14	RX Polarity Inversion Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
15	Compliance pattern Parity Control Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
20:16	C_DRV_LVL_3P5_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 5'b10011
25:21	C_DRV_LVL_6P0_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 5'b10011
30:26	C_DRV_LVL_HALF_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 5'b00010
31	Reserved	RO	Reset to 0

## 7.2.53 SWITCH OPERATION MODE – OFFSET 74h (Downstream Port)

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Reserved	RO	Reset to 0.
13:8	Power Management Control Parameter	RW	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 000001b.
14	RX Polarity Inversion Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
15	Compliance Pattern Parity Control Disable	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.
20:16	C_DRV_LVL_3P5_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 5'b10011
25:21	C_DRV_LVL_6P0_NOM	RO	.The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 5'b10011
30:26	C_DRV_LVL_6P0_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 5' b00010
31	Reserved	RO	Reset to 0

#### 7.2.54 XPIP\_CSR2 – OFFSET 78h

BIT FUNCTION

TYPE DESCRIPTION



BIT	FUNCTION	TYPE	DESCRIPTION
15:0	XPIP_CSR2	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 16'h0080.

### 7.2.55 PHY PARAMETER 1 – OFFSET 7Ah

BIT	FUNCTION	TYPE	DESCRIPTION
4:0	C_EMP_POST_GEN1_3P5_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 5'b10101.
9:5	C_EMP_POST_GEN2_3P5_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 5'b10101.
14:10	C_EMP_POST_GEN2_6P0_NOM	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 5'b11101.
15	Reserved	RO	Reset to 0

## 7.2.56 PHY PARAMETER 2 – OFFSET 7Ch

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	C_TX_PHY_LATENCY	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 4'b0111
6:4	C_REC_DETECT_USEC	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 3'b010
7	Reserved	RO	Reset to 0
8	P_CDR_FREQLOOP_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b1
10:9	P_CDR_THRESHOLD	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 2'b10
12:11	P_CDR_FREQLOOP_GAIN	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 2'b11
15:13	Reserved	RO	Reset to 3'b000
16	P_DRV_LVL_MGN_DELATA_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
		RO RO RO RO	Reset to 1'b0
17	P_DRV_LVL_NOM_DELATA_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b0
18	P_EMP_POST_MGN_DELATA_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b0



BIT	FUNCTION	TYPE	DESCRIPTION
19	P_EMP_POST_NOM_DELATA_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b0 The default value may be changed by SMBus or auto-loading
21:20	P_RX_SIGDET_LVL	RO	from EEPROM.
			Reset to 2'b01
25:22	P_RX_EQ_1	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 4'b0110
29:26	P_RX_EQ_2	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 4'b1000
30	P_TXSWING	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b0
31	Reserved	RO	Reset to 1'b0

#### 7.2.57 XPIP\_CSR3 – OFFSET 80h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	XPIP_CSR3	RW	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 32'h000F_0000

#### 7.2.58 XPIP\_CSR4 – OFFSET 84h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	XPIP_CSR4	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 32'h0

## 7.2.59 XPIP\_CSR5 – OFFSET 88h

BIT	FUNCTION	TYPE	DESCRIPTION
29:0	XPIP_CSR5	RO	The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 30'h1308_3333
31:30	XPIP_CSR5	RW	The default value may be changed by SMBus or auto-loading from EEPROM Reset 2'b00 Reset to 2'b01 for upstream port and 2'b00 for downstream port

7.2.60 TL\_CSR – OFFSET 8Ch

BIT FUNCTION	TYPE	DESCRIPTION
--------------	------	-------------



BIT	FUNCTION	TYPE	DESCRIPTION
0	TX_SOF_FORM	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b0
1	DATA_SEL_RW_EN	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b0
2	Reserved	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b0
3	BOUNDARY_4K_CHECK	RO	The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b0
4	FIFOERR_FIX_SEL	RO	The default value may be changed form traipe pin Reset to 1'b1
5	ORDER_RULE5_EN	RW	Post packet can not pass Non-post Packet enable control The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1'b0
6	Ordering frozen	RW	Disable the RO ordering rule. The default value may be changed by SMBus or auto-loading from EEPROM Reset to 0.
7	Reserved	RO	Reset to 0
8:9	DO_CHG_DATA_CNT_SEL	RO	The trying number for doing change data rate Reset to 2'b00
15:10	Reserved	RO	Reset to 0
23:16	XPIP_CSR6	RO	XPIP_CSR6 Value Reset to 8'h79
31:24	XPIP_CSR7	RO	XPIP_CSR7 Value Reset to 0

## 7.2.61 PHY parameter 3 – OFFSET 90h

BIT	FUNCTION	TYPE	DESCRIPTION
6:0	PHY parameter 3	RO	PHY's Lane mode
0:0	(per lane)	ĸo	Reset to 7'b0000000
14:7	Reserved	RO	Reset to 1'b0
31:15	PHY parameter 3	RO	PHY's delta value setting
51:15	(globle)	ĸo	Reset to 17'd1

#### 7.2.62 PHY parameter 4 - OFFSET 94h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	PHY TX Margin	RO	Reset to 16'h116b.
23:16	Multilane RXEQ	RO	Upstream p Port only Reset to 8'h86 Reseverd for Downstream Port, Reset to 8'h00
31:24	Reserved	RO	Reset to 8'h0

#### 7.2.63 Operation Mode – OFFSET 98h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Operation mode	RO	{ 7'd0, SCAN_MODE, PKG_SEL[2:0], PHY_MODE, DEBUG_MODE, FAST_MODE, IDDQB, SROM_BYPASS}



BIT	FUNCTION	TYPE	DESCRIPTION
20:16	Clock buffer control	RO	For Reference clock buffer control Reset to 5'b01111;
31:21	Reserved	RO	Reset to 16'h0

#### 7.2.64 SSID/SSVID CAPABILITY ID REGISTER – OFFSET B0h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	SSID/SSVID	RO	Read as 0Dh to indicate that these are SSID/SSVID capability registers.
7.0	Capabilities ID	KU	

#### 7.2.65 NEXT ITEM POINTER REGISTER – OFFSET B0h

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Next Item Pointer	RO	Pointer points to the PCI Express capability register (C0h). Reset to C0h.

#### 7.2.66 SUBSYSTEM VENDOR ID REGISTER – OFFSET B4h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	SSVID	RO	It indicates the sub-system vendor id. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0000h.

#### 7.2.67 SUBSYSTEM ID REGISTER – OFFSET B4h

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	SSID	RO	It indicates the sub-system device id. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0000h.

#### 7.2.68 GPIO CONTROL REGISTER – OFFSET B8h (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
0	GPIO [0] Input	RO	State of GPIO [0] pin
1	GPIO [0] Output Enable	RW	0b: GPIO [0] is an input pin 1b: GPIO [0] is an output pin Reset to 0b.
2	GPIO [0] Output Register	RW	Value of this bit will be output to GPIO [0] pin if GPIO [0] is configured as an output pin. Reset to 0b.
3	Reserved	RO	Reset to 0b.
4	GPIO [1] Input	RO	State of GPIO [1] pin.
5	GPIO [1] Output Enable	RW	0b: GPIO [1] is an input pin 1b: GPIO [1] is an output pin Reset to 0b.

Oct 2013 – Revision 1.3 Confidential - Pericom Semiconductor 13-0171



BIT         FUNCTION         TYPE         DESCRIPTION           6         GPIO [1] Output Register         RW         Value of this bit will be output to an output pin.           7         Reserved         RO         Reset to 0b.           8         GPIO [2] Input         RO         State of GPIO [2] pin	GPIO [1] pin if GPIO [1] is configured as
o     Register     KW       7     Reserved     RO       Reset to 0b.	
Register     Reset to 0b.       7     Reserved     RO     Reset to 0b.	
Reset to 0b.           7         Reserved         RO         Reset to 0b.	
0         0	
GPIO [2] Output 1b: GPIO [2] is an output pin	
9 Enable RW	
Reset to 0b.	
	GPIO [2] pin if GPIO [2] is configured as
GPIO [2] Output an output pin.	OF IO [2] pill II OF IO [2] is conliguted as
10 Register RW an output pm.	
Register Reset to 0b.	
11   Reserved   RO   Reset to 0b.	
12 GPIO [3] Input RO State of GPIO [3] pin.	
0b: GPIO [3] is an input pin	
13 GPIO [3] Output RW 1b: GPIO [3] is an output pin	
Enable	
Reset to 0b.	
	GPIO [3] pin if GPIO [3] is configured as
14 GPIO [3] Output RW an output pin.	-
<sup>14</sup> Register Kw	
Reset to 0b.	
15 Reserved RO Reset to 0b.	
16 GPIO [4] Input RO State of GPIO [4] pin.	
0b: GPIO [4] is an input pin	
GPIO [4] Output 1b: GPIO [4] is an output pin	
17 Enable RW	
Reset to 0b.	
	GPIO [4] pin if GPIO [4] is configured as
	GPIO [4] più li GPIO [4] is configured as
Register	
Reset to 0b.           19         Reserved         RO         Reset to 0b.	
20 GPIO [5] Input RO State of GPIO [5] pin.	
0b: GPIO [5] is an input pin	
21 GPIO [5] Output RW 1b: GPIO [5] is an output pin	
Enable	
Reset to 0b.	
	GPIO [5] pin if GPIO [5] is configured as
22 GPIO [5] Output RW an output pin.	
Register Register	
Reset to 0b.	
23 Reserved RO Reset to 0b.	
24 GPIO [6] Input RO State of GPIO [6] pin.	
0b: GPIO [6] is an input pin	
GPIO [6] Output 1b: GPIO [6] is an output pin	
25 Enable RW	
Reset to 0b.	
	GPIO [6] pin if GPIO [6] is configured as
GPIO [6] Output an output pin	or to to part of to to log is configured as
26 Register RW an output phil	
Register Reset to 0b.	
27 Reserved RO Reset to 0b.	
27ReservedROReserved28GPIO [7] InputROState of GPIO [7] pin.	
Ob: GPIO [7] is an input pin	
29 GPIO [7] Output RW 1b: GPIO [7] is an output pin	
Enable	
Reset to 0b.	
	GPIO [7] pin if GPIO [7] is configured as
30 GPIO [7] Output RW an output pin.	
Register	
Reset to 0b.	



BIT         FUNCTION         TYPE         DESCRIPTION           31         Reserved         RO         Reset to 0b.				
31 Reserved RO Reset to 0b.	BIT	FUNCTION	TYPE	DESCRIPTION
	3	Reserved	RO	Reset to 0b.

## 7.2.69 EEPROM CONTROL REGISTER – OFFSET BCh (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
0	EEPROM Start	RW	Starts the EEPROM read or write cycle.
			Reset to 0b.
1	EEPROM Command	RW	Sends the command to the EEPROM. 0b: EEPROM read 1b: EEPROM write Reset to 0b.
2	EEPROM Error Status	RO	1b: EEPROM acknowledge was not received during the EEPROM cycle. Reset to 0b.
3	EEPROM Autoload Success	RO	0b: EEPROM autoload was unsuccessful or is disabled 1b: EEPROM autolad occurred successfully after RESET. Configuration registers were loaded with values in the EEPROM
4	EEPROM Autoload Status	RO	It will be cleared when read at this bit. 0b: EEPROM autoload was unsuccessful or is disabled 1b: EEPROM autoload occurred successfully after PREST. Configuration registers were loaded with values stored in the EEPROM Reset to 0b.
5	EEPROM Autoload Disable	RW	0b: EEPROM autoload enabled 1b: EEPROM autoload disabled Reset to 1b.
7:6	EEPROM Clock Rate	RW	Determines the frequency of the EEPROM clock, which is derived from the primary clock. 00b: Reserved 01b: PEXCLK / 1024 (PEXCLK is 125MHz) 10b: Reserved 11b: Test Mode Reset to 01b.

## 7.2.70 EEPROM ADDRESS REGISTER – OFFSET BCh (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
8	Reserved	RO	Reset to 0b.
15:9	EEPROM Address	RW	Contains the EEPROM address. Reset to 0.

## 7.2.71 EEPROM DATA REGISTER – OFFSET BCh (Upstream Port Only)

BIT	FUNCTION	TYPE	DESCRIPTION
31:16	EEPROM Data	RW	Contains the data to be written to the EEPROM. After completion of a read cycle, this register will contain the data from the EEPROM.
			Reset to 0000h.



#### 7.2.72 PCI EXPRESS CAPABILITY ID REGISTER - OFFSET C0h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Enhanced	RO	Read as 10h to indicate that these are PCI express enhanced capability
	Capabilities ID		registers.

#### 7.2.73 NEXT ITEM POINTER REGISTER – OFFSET C0h

BIT	FUNCTION	TYPE	DESCRIPTION
15:8	Next Item Pointer	RO	Read as 00h. No other ECP registers.

#### 7.2.74 PCI EXPRESS CAPABILITIES REGISTER – OFFSET C0h

BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Capability Version	RO	Read as 0010b to indicate the device is compliant to Revision .2.0a of <i>PCI Express Base Specifications</i> .
23:20	Device/Port Type	RO	Indicates the type of PCI Express logical device. Reset to 0101b (Upstream port). Reset to 0110b (Downstream port).
24	Slot Implemented	HwInt	When set, indicates that the PCIe Link associated with this Port is connected to a slot. This field is valid for downstream port of the Switch. The default value may be changed by the status of strapped pin or auto-loading from EEPROM.
29:25	Interrupt Message Number	RO	Read as 0b. No MSI messages are generated in the transparent mode.
31:30	Reserved	RO	Reset to 00b.

## 7.2.75 DEVICE CAPABILITIES REGISTER – OFFSET C4h

BIT	FUNCTION	TYPE	DESCRIPTION
2:0	Max_Payload_Size Supported	HwInt	Indicates the maximum payload size that the device can support for TLPs. Each port of the Switch supports 512 bytes max payload size. This register value is loaded by pin-strapping of PL_512B pin.
4:3	Phantom Functions Supported	RO	Indicates the support for use of unclaimed function numbers as Phantom functions. Read as 00b, since the Switch does not act as a requester. Reset to 00b.
5	Extended Tag Field Supported	RO	Indicates the maximum supported size of Tag field as a Requester. Read as 0, since the Switch does not act as a requester. Reset to 0b.
8:6	Endpoint L0s Acceptable Latency	RO	Acceptable total latency that an Endpoint can withstand due to the transition from L0s state to the L0 state. For Switch, the ASPM software would not check this value. Reset to 000b.
11:9	Endpoint L1 Acceptable Latency	RO	Acceptable total latency that an Endpoint can withstand due to the transition from L1 state to the L0 state. For Switch, the ASPM software would not check this value. Reset to 000b.
14:12	Reserved	RO	Reset to 000b.
15	Role_Based Error Reporting	RO	When set, indicates that the device implements the functionality originally defined in the Error Reporting ECN. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 1b.



BIT	FUNCTION	TYPE	DESCRIPTION
17:16	Reserved	RO	Reset to 00b.
25:18	Captured Slot Power Limit Value	RO	It applies to Upstream Port only. In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot. This value is set by the Set_Slot_Power_Limit message or hardwired to 00h. Reset to 00h.
27:26	Captured Slot Power Limit Scale	RO	It applies to Upstream Port only. Specifies the scale used for the Slot Power Limit Value. This value is set by the Set_Slot_Power_Limit message or hardwired to 00b. Reset to 00b.
31:28	Reserved	RO	Reset to 0h.

# 7.2.76 DEVICE CONTROL REGISTER - OFFSET C8h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Correctable Error Reporting Enable	RW	0b: Disable Correctable Error Reporting 1b: Enable Correctable Error Reporting Reset to 0b.
1	Non-Fatal Error Reporting Enable	RW	0b: Disable Non-Fatal Error Reporting 1b: Enable Non-Fatal Error Reporting Reset to 0b.
2	Fatal Error Reporting Enable	RW	0b: Disable Fatal Error Reporting 1b: Enable Fatal Error Reporting Reset to 0b.
3	Unsupported Request Reporting Enable	RW	0b: Disable Unsupported Request Reporting 1b: Enable Unsupported Request Reporting Reset to 0b.
4	Enable Relaxed Ordering	RO	When set, it permits the device to set the Relaxed Ordering bit in the attribute field of transaction. Since the Switch can not either act as a requester or alter the content of packet it forwards, this bit always returns '0' when read. Reset to 0b.
7:5	Max_Payload_Size	RW	This field sets maximum TLP payload size for the device. Permissible values that can be programmed are indicated by the Max_Payload_Size Supported in the Device Capabilities register. Any value exceeding the Max_Payload_Size Supported written to this register results into clamping to the Max_Payload_Size Supported value. Reset to 000b.
8	Extended Tag Field Enable	RW	Does not apply to PCI Express Switch. Returns '0' when read. Reset to 0.
9	Phantom Function Enable	RW	Does not apply to PCI Express Switch. Returns '0' when read. Reset to 0b.
10	Auxiliary (AUX) Power PM Enable	RWS	When set, indicates that a device is enabled to draw AUX power independent of PME AUX power. Reset to 0b.



BIT	FUNCTION	TYPE	DESCRIPTION
11	Enable No Snoop	RO	When set, it permits to set the No Snoop bit in the attribute field of transaction. Since the Switch can not either act as a requester or alter the content of packet it forwards, this bit always returns '0' when read. Reset to 0b.
14:12	Max_Read_ Request_Size	RO	This field sets the maximum Read Request size for the device as a Requester. Since the Switch does not generate read request by itself, these bits are hardwired to 000b. Reset to 000b.
15	Reserved	RO	Reset to 0b.

## 7.2.77 DEVICE STATUS REGISTER – OFFSET C8h

BIT	FUNCTION	TYPE	DESCRIPTION
16	Correctable Error Detected	RW1C	Asserted when correctable error is detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. Reset to 0b.
17	Non-Fatal Error Detected	RW1C	Asserted when non-fatal error is detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. Reset to 0b.
18	Fatal Error Detected	RW1C	Asserted when fatal error is detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. Reset to 0b.
19	Unsupported Request Detected	RW1C	Asserted when unsupported request is detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. Reset to 0b.
20	AUX Power Detected	RO	Asserted when the AUX power is detected by the Switch Reset to 1b.
21	Transactions Pending	RO	Each port of Switch does not issue Non-posted Requests on its own behalf, so this bit is hardwired to 0b. Reset to 0b.
31:22	Reserved	RO	Reset to 0.

## 7.2.78 LINK CAPABILITIES REGISTER – OFFSET CCh

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	Maximum Link Speed	RO	Read as 0010b to indicate the maximum speed of the Express link is 5Gb/s and 2.5 Gb/s.
9:4	Maximum Link Width	RO	Indicates the maximum width of the given PCIe Link. The width of each port is determined by strapped pin or EEPROM pre-loaded value. Reset to 000001b (x1) for Port 0. Reset to 000001b (x1) for Port 1. Reset to 000001b (x1) for Port 2. Reset to 000001b (x1) for Port 3. Reset to 000001b (x1) for Port 4.



BIT	FUNCTION	TYPE	DESCRIPTION
11:10	Active State Power Management (ASPM) Support	RO	Indicates the level of ASPM supported on the given PCIe Link. Each port of Switch supports L0s and L1 entry. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 00b.
14:12	L0s Exit Latency	RO	Indicates the LOs exit latency for the given PCIe Link. The length of time this port requires to complete transition from LOs to LO is in the range of 256ns to less than 512ns. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 011b.
17:15	L1 Exit Latency	RO	Indicates the L1 exit latency for the given PCIe Link. The length of time this port requires to complete transition from L1 to L0 is in the range of 16us to less than 32us. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 000b.
19:18	Reserved	RO	Reset to 00b.
20	Data Link Layer Active Reporting Capable	RO	For a Downstream Port, this bit must be set to 1b if the component supports the optional capability of reporting the DL_Active state of the Data Link Control and Management State Machine. For a hot-plug capable Downstream Port, this bit must be set to 1b. For Upstream Port, this bit must be hardwired to 0b. Reset to 0b for upstream port. Reset to 0b for downstream ports.
21	Link bw notify cap	R0	Reset to 0b for upstream port.
23:21	Reserved	R0	Reset to 1b for downstream ports. Reset to 000b
31:24	Port Number	RO	Reset to 000b         Indicates the PCIe Port Number for the given PCIe Link. The default value may be changed by SMBus or auto-loading from EEPROM.         Reset to 00h for Port 0.         Reset to 01h for Port 1.         Reset to 02h for Port 2.         Reset to 03h for Port 3.         Reset to 04h for Port 4.

#### 7.2.79 LINK CONTROL REGISTER - OFFSET D0h

BIT	FUNCTION	TYPE	DESCRIPTION
1:0	Active State Power Management (ASPM) Control	RW	00b: ASPM is Disabled 01b: L0s Entry Enabled 10b: L1 Entry Enabled 11b: L0s and L1 Entry Enabled Note that the receiver must be capable of entering L0s even when the field is disabled. Reset to 00b.
2	Reserved	RO	Reset to 0b.
3	Read Completion Boundary (RCB)	RO	Does not apply to PCI Express Switch. Returns '0' when read. Reset to 0b.
4	Link Disable	RW	At upstream port, it is not allowed to disable the link, so this bit is hardwired to '0'. For downstream ports, it disables the link when this bit is set. Reset to 0b.



BIT	FUNCTION	TYPE	DESCRIPTION
5	Retrain Link	RW	At upstream port, it is not allowed to retrain the link, so this bit is hardwired to 0b. For downstream ports, it initiates Link Retraining when this bit is set. This bit always returns 0b when read.
6	Common Clock Configuration	RW	<ul><li>0b: The components at both ends of a link are operating with asynchronous reference clock</li><li>1b: The components at both ends of a link are operating with a distributed common reference clock</li><li>Reset to 0b.</li></ul>
7	Extended Synch	RW	When set, it transmits 4096 FTS ordered sets in the L0s state for entering L0 state and transmits 1024 TS1 ordered sets in the L1 state for entering L0 state. Reset to 0b.
8	Reserved	RO	Reset to 00h
9	HW autonomous width disablr	RW	Reset to 1'b0
10	Link Bandwidth Management Interrupt Enable	RO/RW	For upstream Port is RO and reset to 1'b0 For downstream Port is RW and Reset to 1'b0
11	Link autonomous Bandwidth Interrupt Enable	RO/RW	For upstream Port is RO and reset to 1'b0 For downstream Port is RW and Reset to 1'b0
15:12	Reserved	RO	Reset to 00h.

#### 7.2.80 LINK STATUS REGISTER – OFFSET D0h

BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Link Speed	RO	Indicate the negotiated speed of the Express link: Read as 0001 is 2.5 Gb/s. Read as 0010 is 5 Gb/s
25:20	Negotiated Link Width	RO	Indicates the negotiated width of the given PCIe link.
26	Training Error	RO	When set, indicates a Link training error occurred. This bit is cleared by hardware upon successful training of the link to the L0 link state. Reset to 0b.
27	Link Training	RO	When set, indicates the link training is in progress. Hardware clears this bit once link training is complete. Reset to 0b.
28	Slot Clock Configuration	HwInt	<ul> <li>Ob: the Switch uses an independent clock irrespective of the presence of a reference on the connector</li> <li>1b: the Switch uses the same reference clock that the platform provides on the connector</li> <li>The default value may be changed by the status of strapped pin or autoloading from EEPROM.</li> <li>Reset to 0b.</li> </ul>
29	Data Link Layer Link Active	RO	Indicates the status of the Data Link Control and Management State Machine. It returns a 1b to indicate the DL_Active state, 0b otherwise. Reset to 0b.
31:30	Reserved	RO	Reset to 00b.



## 7.2.81 SLOT CAPABILITIES REGISTER (Downstream Port Only) – OFFSET D4h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Attention Button Present	RO	When set, it indicates that an Attention Button is implemented on the chassis for this slot. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
1	Power Controller Present	RO	When set, it indicates that a Power Controller is implemented for this slot. The default value may be changed by SMBus or auto-loading from EEPROM.
2	Decomrod	DO.	Reset to 0b. Reset to 0b.
2	Reserved	RO	When set, it indicates that an Attention Indicator is implemented on the
3	Attention Indicator Present	RO	chassis for this slot. The default value may be changed by SMBus or auto- loading from EEPROM.
			Reset to 0b.
4	Power Indicator Present	RO	When set, it indicates that a Power Indicator is implemented on the chassis for this slot. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
5	Hot-Plug Surprise	RO	When set, it indicates that a device present in this slot might be removed from the system without any prior notification. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 0b.
6	Hot-Plug Capable	HwInt	When set, it indicates that this slot is capable of supporting Hot-Plug operation. The default value may be changed by the status of strapped pin or auto-loading from EEPROM.
14:7	Slot Power Limit Value	RW	It applies to Downstream Port only. In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot. Writes to this register also cause the Port to send the Set_Slot_Power_Limit message. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 00h.
16:15	Slot Power Limit Scale	RW	It applies to Downstream Port only. Specifies the scale used for the Slot Power Limit Value. Writes to this register also cause the Port to send the Set_Slot_Power_Limit message. The default value may be changed by SMBus or auto-loading from EEPROM.
			Reset to 00b.
18:17	Reserved	RO	Reset to 00b.
31:19	Physical Slot Number	RO	It indicates the physical slot number attached to this Port. The default value may be changed by SMBus or auto-loading from EEPROM.
51.17	Number		Reset to 0.

## 7.2.82 SLOT CONTROL REGISTER (Downstream Port Only) – OFFSET D8h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Attention Button Pressed Enable	RW	When set, it enables the generation of Hot-Plug interrupt or wakeup event on an attention button pressed event. Reset to 0b.
1	Power Fault Detected Enable	RW	When set, it enables the generation of Hot-Plug interrupt or wakeup event on a power fault event. Reset to 0b.
2	Reserved	RO	Reset to 0b.



BIT	FUNCTION	TYPE	DESCRIPTION
3	Presence Detect Changed Enable	RW	When set, it enables the generation of Hot-Plug interrupt or wakeup event on a presence detect changed event. Reset to 0b.
4	Command Completed Interrupt Enable	RW	When set, it enables the generation of Hot-Plug interrupt when the Hot-Plug Controller completes a command. Reset to 0b.
5	Hot-Plug Interrupt Enable	RW	When set, it enables generation of Hot-Plug interrupt on enabled Hot-Plug events. Reset to 0b.
7:6	Attention Indicator Control	RW	Controls the display of Attention Indicator. 00b: Reserved 01b: On 10b: Blink 11b: Off Writes to this register also cause the Port to send the ATTENTION_INDICATOR_* Messages. Reset to 11b.
9:8	Power Indicator Control	RW	Controls the display of Power Indicator. 00b: Reserved 01b: On 10b: Blink 11b: Off Writes to this register also cause the Port to send the POWER_INDICATOR_* Messages. Reset to 11b.
10	Power Controller Control	RW	0b: reset the power state of the slot (Power On) 1b: set the power state of the slot (Power Off) Reset to 0b.
11	Reserved	RO	Reset to 0b.
12	Data Link Layer State Changed Enable	RW	If the Data Link Layer Link Active capability is implemented, when set to 1b, this field enables software notification when Data Link Layer Link Active field is changed. Reset to 0b.
15:13	Reserved	RO	Reset to 000

# 7.2.83 SLOT STATUS REGISTER (Downstream Port Only) – OFFSET D8h

BIT	FUNCTION	TYPE	DESCRIPTION
16	Attention Button Pressed	RW1C	When set, it indicates the Attention Button is pressed. Reset to 0b.
17	Power Fault Detected	RW1C	When set, it indicates a Power Fault is detected. Reset to 0b.
18	MRL Sensor Changed	RO	When set, it indicates a MRL Sensor Changed is detected. Reset to 0b.
19	Presence Detect Changed	RW1C	When set, it indicates a Presence Detect Changed is detected. Reset to 0b.



BIT	FUNCTION	TYPE	DESCRIPTION
20	Command Completed	RW1C	When set, it indicates the Hot-Plug Controller completes an issued command. Reset to 0b.
21	MRL Sensor State	RO	Reflects the status of MRL Sensor. 0b: MRL Closed 1b: MRL Opened Reset to 0b.
22	Presence Detect State	RO	Indicates the presence of a card in the slot. 0b: Slot Empty 1b: Card Present in slot This register is implemented on all Downstream Ports that implement slots. For Downstream Ports not connected to slots (where the Slot Implemented bit of the PCI Express Capabilities register is 0b), this bit returns 1b. Reset to 1b.
23	Reserved	RO	Reset to 0.
24	Data Link Layer State Changed	RW1C	This bit is set when the value reported in the Data Link Layer Link Active field of the Link Status register is changed.
31:25	Reserved	RO	Reset to 0

## 7.2.84 DEVICE CAPABILITIES REGISTER 2 – OFFSET E4h

BIT	FUNCTION	TYPE	DESCRIPTION
10:0	Device Capabilities 2	RO	Reset to 0
11	LTR Mechanism Supported	RO	A value of 1b indicates support for the optional Latency Tolerance Reporting (LTR) mechanism. Reset to 1'b1.
12:17	Device Capabilities 2	RO	Reset to 0
18:19	OBFF Supported	RO	This field indicates if OBFF is supported. Reset to 2'b01
20:31	Device Capabilities 2	RO	Reset to 0

## 7.2.85 DEVICE CONTROL REGISTER 2 – OFFSET E8h

BIT	FUNCTION	TYPE	DESCRIPTION
95:0	Device Control 2	RO	Reset to 0
10	LTR Mechanism	RW	Enable LTR Mechanism
10	Enable		Reset to 0
12:11	Device Control 2	RO	Reset to 0
14:13	OBFF enable	RW	Enable OBFF Mechanism and select the signaling method
			Reset to 0
15	Device Control 2	RO	Reset to 0

## 7.2.86 DEVIDE STATUS REGISTER 2 – OFFSET EAh

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Device status 2	RO	Reset to 0



#### 7.2.87 LINK CAPABILITIES REGISTER 2 – OFFSET ECh

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Link Capabilities 2	RO	Reset to 0

#### 7.2.88 LINK CONTROL REGISTER 2 – OFFSET F0h

BIT	FUNCTION	TYPE	DESCRIPTION
3:0	Target Link speed	RWS	Reset to 4'b0010
4	Enter compliance	RWS	Reset to 1'b0
5	HW_AutoSpeed_Dis	RW	Reset to 1'b0
6	Select_Deemp	RO	Reset to 1'b0 for upstream port Reset to 1'b1 for downstream port
9:7	Tran_Margin	RWS	Reset to 3'b000
10	Enter modify compliance	RWS	Reset to 1'b0
11	Compliance SOS	RWS	Reset to 1'b0
12	Compliance_Deemp	RWS	Reset to 1'b0
15:13	Reserved	RO	Reset to 1'b0

#### 7.2.89 LINK STATUS REGISTER 2 – OFFSET F2h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Current de-emphasis level	RO	Reset to 1'b0 for upstream port Reset to 1'b1 for downstream port
15:1	Link Status 2	RO	Reset to 15'd0

#### 7.2.90 SLOT CAPABILITIES REGISTER 2 – OFFSET F4h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	Slot Capabilities 2	RO	Reset to 32'd0

#### 7.2.91 SLOT CONTORL REGISTER 2 – OFFSET F8h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Slot Control 2	RO	Reset to 16'd0

#### 7.2.92 SLOT STATUS REGISTER 2 – OFFSET FAh

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	SLot Status 2	RO	Reset to 16'd0

#### 7.2.93 PCI EXPRESS ADVANCED ERROR REPORTING CAPABILITY ID REGISTER – OFFSET 100h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Extended Capabilities ID	RO	Read as 0001h to indicate that these are PCI express extended capability registers for advance error reporting.



#### 7.2.94 CAPABILITY VERSION - OFFSET 100h

BIT	FUNCTION	TYPE	DESCRIPTION	
19:16	Capability Version	RO	Read as 1h. Indicates PCI-SIG defined PCI Express capability structure version number.	
			Reset to 1h.	

#### 7.2.95 NEXT ITEM POINTER REGISTER – OFFSET 100h

BIT	FUNCTION	TYPE	DESCRIPTION
31:20	Next Capability Offset	RO	Pointer points to the PCI Express Extended VC capability register (140h). Reset to 140h.

#### 7.2.96 UNCORRECTABLE ERROR STATUS REGISTER – OFFSET 104h

BIT	FUNCTION	TYPE	DESCRIPTION	
0	Training Error Status	RW1CS	When set, indicates that the Training Error event has occurred. Reset to 0b.	
3:1	Reserved	RO	Reset to 000b.	
4	Data Link Protocol Error Status	RW1CS	When set, indicates that the Data Link Protocol Error event has occurred. Reset to 0b.	
11:5	Reserved	RO	Reset to 0.	
12	Poisoned TLP Status	RW1CS	When set, indicates that a Poisoned TLP has been received or generated. Reset to 0b.	
13	Flow Control Protocol Error Status	RW1CS	When set, indicates that the Flow Control Protocol Error event has occurred. Reset to 0b.	
14	Completion Timeout Status	RW1CS	When set, indicates that the Completion Timeout event has occurred. Reset to 0b.	
15	Completer Abort Status	RW1CS	When set, indicates that the Completer Abort event has occurred. Reset to 0b.	
16	Unexpected Completion Status	RW1CS	When set, indicates that the Unexpected Completion event has occurred. Reset to 0b.	
17	Receiver Overflow Status	RW1CS	When set, indicates that the Receiver Overflow event has occurred. Reset to 0b.	
18	Malformed TLP Status	RW1CS	When set, indicates that a Malformed TLP has been received. Reset to 0b.	
19	ECRC Error Status	RW1CS	When set, indicates that an ECRC Error has been detected. Reset to 0b.	
20	Unsupported Request Error Status	RW1CS	When set, indicates that an Unsupported Request event has occurred. Reset to 0b.	
21	ACS Violation Status	RW1CS	When set, indicates that an ACS Violation event has occurred Reset to 0b.	
31:21	Reserved	RO	Reset to 0.	



#### 7.2.97 UNCORRECTABLE ERROR MASK REGISTER – OFFSET 108h

BIT	FUNCTION	TYPE	DESCRIPTION	
0	Training Error Mask	RWS	When set, the Training Error event is not logged in the Header Log register and not issued as an Error Message to RC either.	
			Reset to 0b.	
3:1	Reserved	RO	Reset to 000b.	
4	Data Link Protocol Error Mask	RWS	When set, the Data Link Protocol Error event is not logged in the Header Log register and not issued as an Error Message to RC either.	
11:5	Reserved	RO	Reset to 0b. Reset to 0.	
11:5	Reserved	ĸŪ	When set, an event of Poisoned TLP has been received or generated is not	
12	Poisoned TLP Mask	RWS	logged in the Header Log register and not issued as an Error Message to RC either.	
			Reset to 0b.	
13	Flow Control Protocol Error Mask	RWS	When set, the Flow Control Protocol Error event is not logged in the Header Log register and not issued as an Error Message to RC either.	
			Reset to 0b.	
14	When set, the Completion Timeout event is not logged in		When set, the Completion Timeout event is not logged in the Header Log register and not issued as an Error Message to RC either.	
	WIdSK		Reset to 0b.	
15	Completer Abort Mask	RWS	When set, the Completer Abort event is not logged in the Header Log register and not issued as an Error Message to RC either.	
			Reset to 0b.	
16	Unexpected Completion Mask	RWS	When set, the Unexpected Completion event is not logged in the Header Log register and not issued as an Error Message to RC either.	
			Reset to 0b.	
17	Receiver Overflow Mask	RWS	When set, the Receiver Overflow event is not logged in the Header Log register and not issued as an Error Message to RC either.	
			Reset to 0b.	
18	Malformed TLP Mask	RWS	When set, an event of Malformed TLP has been received is not logged in the Header Log register and not issued as an Error Message to RC either.	
			Reset to 0b.	
19	ECRC Error Mask	RWS	When set, an event of ECRC Error has been detected is not logged in the Header Log register and not issued as an Error Message to RC either.	
			Reset to 0b.	
20	Unsupported Request Error Mask	RWS	When set, the Unsupported Request event is not logged in the Header Log register and not issued as an Error Message to RC either.	
			Reset to 0b.	
21	ACS violation mask	RWS	Reset to 0b	
31:22	Reserved	RO	Reset to 0.	

#### 7.2.98 UNCORRECTABLE ERROR SEVERITY REGISTER – OFFSET 10Ch

BIT FUNCTION

TYPE DESCRIPTION



BIT	FUNCTION	TYPE	DESCRIPTION	DataSheet
			0b: Non-Fatal	
0	Training Error	RWS	1b: Fatal	
	Severity		Depart to 1h	
3:1	Reserved	RO	Reset to 1b. Reset to 000b.	
5.1	Reserved	KO	0b: Non-Fatal	
	Data Link Protocol	DUIG	1b: Fatal	
4	Error Severity	RWS		
			Reset to 1b.	
11:5	Reserved	RO	Reset to 0.	
	Poisoned TLP		0b: Non-Fatal 1b: Fatal	
12	Severity	RWS	10. Fatal	
	Seventy		Reset to 0b.	
	Flow Control		0b: Non-Fatal	
13	Protocol Error	RWS	1b: Fatal	
15	Severity	RWS		
	~		Reset to 1b.	
	Completion Timeout		0b: Non-Fatal 1b: Fatal	
14	Error Severity	RWS	10. Patai	
	Linor Sevenity		Reset to 0b.	
			0b: Non-Fatal	
15	Completer Abort	RWS	1b: Fatal	
15	Severity	Kw5	D Ol	
			Reset to 0b. 0b: Non-Fatal	
	Unexpected		1b: Fatal	
16	Completion Severity	RWS	10.1	
	1 7		Reset to 0b.	
		RWS	0b: Non-Fatal	
17	Receiver Overflow		1b: Fatal	
	Severity		Reset to 1b.	
			0b: Non-Fatal	
10	Malformed TLP	DUVG	1b: Fatal	
18	Severity	RWS		
			Reset to 1b.	
			0b: Non-Fatal	
19	ECRC Error Severity	RWS	1b: Fatal	
			Reset to 0.	
			0b: Non-Fatal	
20	Unsupported Request	RWS	1b: Fatal	
20	Error Severity	KW5		
			Reset to 0b.	
	ACS violation		0b: Non-Fatal 1b: Fatal	
21	ACS violation severity	RWS	10. Falai	
	Seventy		Reset to 0b.	
31:21	Reserved	RO	Reset to 0.	

## 7.2.99 CORRECTABLE ERROR STATUS REGISTER – OFFSET 110 h

BIT	FUNCTION	TYPE	DESCRIPTION
			When set, the Receiver Error event is detected.
0	Receiver Error Status	RW1CS	
			Reset to 0b.
5:1	Reserved	RO	Reset to 00000b.
			When set, the event of Bad TLP has been received is detected.
6	Bad TLP Status	RW1CS	
			Reset to 0b.



BIT	FUNCTION	TYPE	DESCRIPTION
7	Bad DLLP Status	RW1CS	When set, the event of Bad DLLP has been received is detected. Reset to 0b.
8	REPLAY_NUM Rollover status	RW1CS	When set, the REPLAY_NUM Rollover event is detected. Reset to 0b.
11:9	Reserved	RO	Reset to 000b.
12	Replay Timer Timeout status	RW1CS	When set, the Replay Timer Timeout event is detected. Reset to 0b.
13	Advisory Non-Fatal Error status	RW1CS	When set, the Advisory Non-Fatal Error event is detected. Reset to 0b.
31:14	Reserved	RO	Reset to 0b.

## 7.2.100 CORRECTABLE ERROR MASK REGISTER - OFFSET 114 h

BIT	FUNCTION	TYPE	DESCRIPTION
0	Receiver Error Mask	RWS	When set, the Receiver Error event is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
5:1	Reserved	RO	Reset to 00000b.
6	Bad TLP Mask	RWS	When set, the event of Bad TLP has been received is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
7	Bad DLLP Mask	RWS	When set, the event of Bad DLLP has been received is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
8	REPLAY_NUM Rollover Mask	RWS	When set, the REPLAY_NUM Rollover event is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
11:9	Reserved	RO	Reset to 000b.
12	Replay Timer Timeout Mask	RWS	When set, the Replay Timer Timeout event is not logged in the Header Log register and not issued as an Error Message to RC either. Reset to 0b.
13	Advisory Non-Fatal Error Mask	RWS	When set, the Advisory Non-Fatal Error event is not logged in the Header Long register and not issued as an Error Message to RC either. Reset to 1b.
31:14	Reserved	RO	Reset to 0.

# 7.2.101 ADVANCE ERROR CAPABILITIES AND CONTROL REGISTER – OFFSET 118h

BIT	FUNCTION	TYPE	DESCRIPTION
4:0	First Error Pointer	ROS	It indicates the bit position of the first error reported in the Uncorrectable Error Status register. Reset to 00000b.
5	ECRC Generation Capable	RO	When set, it indicates the Switch has the capability to generate ECRC. Reset to 1b.



BIT	FUNCTION	TYPE	DESCRIPTION
6	ECRC Generation Enable	RWS	When set, it enables the generation of ECRC when needed. Reset to 0b.
7	ECRC Check Capable	RO	When set, it indicates the Switch has the capability to check ECRC. Reset to 1b.
8	ECRC Check Enable	RWS	When set, the function of checking ECRC is enabled. Reset to 0b.
31:9	Reserved	RO	Reset to 0.

#### 7.2.102 HEADER LOG REGISTER – OFFSET From 11Ch to 128h

BIT	FUNCTION	TYPE	DESCRIPTION
31:0	1 <sup>st</sup> DWORD	ROS	Hold the 1st DWORD of TLP Header. The Head byte is in big endian.
63:32	2 <sup>nd</sup> DWORD	ROS	Hold the 2nd DWORD of TLP Header. The Head byte is in big endian.
95:64	3 <sup>rd</sup> DWORD	ROS	Hold the 3rd DWORD of TLP Header. The Head byte is in big endian.
127:96	4 <sup>th</sup> DWORD	ROS	Hold the 4th DWORD of TLP Header. The Head byte is in big endian.

# 7.2.103 PCI EXPRESS VIRTUAL CHANNEL CAPABILITY ID REGISTER – OFFSET 140h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Extended Capabilities ID	RO	Read as 0002h to indicate that these are PCI express extended capability registers for virtual channel.

#### 7.2.104 CAPABILITY VERSION – OFFSET 140h

BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Capability Version	RO	Read as 1h. Indicates PCIe Base Specification REV. 1.0a.
1,110	eupuonity version	110	Reset to 1h.

#### 7.2.105 NEXT ITEM POINTER REGISTER - OFFSET 140h

BIT	FUNCTION	TYPE	DESCRIPTION
31:20	Next Capability Offset	RO	Pointer points to the PCI Express Power Budgeting Capability register (20Ch). Reset to 20Ch.

#### 7.2.106 PORT VC CAPABILITY REGISTER 1 – OFFSET 144h

BIT	FUNCTION	TYPE	DESCRIPTION
2:0	Extended VC Count	HwInt	It indicates the number of extended Virtual Channels in addition to the default VC supported by the Switch. The default value may be changed by the status of strapped pin or auto-loading from EEPROM. Reset to 001b.
3	Reserved	RO	Reset to 0b.



BIT	FUNCTION	TYPE	DESCRIPTION
6:4	Low Priority Extended VC Count	RO	It indicates the number of extended Virtual Channels in addition to the default VC belonging to the low-priority VC (LPVC) group. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 000b.
7	Reserved	RO	Reset to 0b.
9:8	Reference Clock	RO	It indicates the reference clock for Virtual Channels that support time-based WRR Port Arbitration. Defined encoding is 00b for 100 ns reference clock. Reset to 00b.
11:10	Port Arbitration Table Entry Size	RO	Read as 10b to indicate the size of Port Arbitration table entry in the device is 4 bits. Reset to 10b.
31:12	Reserved	RO	Reset to 0.

## 7.2.107 PORT VC CAPABILITY REGISTER 2 – OFFSET 148h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	VC Arbitration Capability	RO	It indicates the types of VC Arbitration supported by the device for the LPVC group. This field is valid when LPVC is greater than 0. The Switch supports Hardware fixed arbitration scheme, e.g., Round Robin and Weight Round Robin arbitration with 32 phases in LPVC. Reset to 00000011b.
23:8	Reserved	RO	Reset to 0.
31:24	VC Arbitration Table Offset	RO	It indicates the location of the VC Arbitration Table as an offset from the base address of the Virtual Channel Capability register in the unit of DQWD (16 bytes). Reset to 03h.

## 7.2.108 PORT VC CONTROL REGISTER - OFFSET 14Ch

BIT	FUNCTION	TYPE	DESCRIPTION
0	Load VC Arbitration Table	RW	When set, the programmed VC Arbitration Table is applied to the hardware. This bit always returns 0b when read.
			Reset to 0b.
3:1	VC Arbitration Select	RW	This field is used to configure the VC Arbitration by selecting one of the supported VC Arbitration schemes. The valid values for the schemes supported by Switch are 0b and 1b. Other value than these written into this register will be treated as default. Reset to 0b.
15:4	Reserved	RO	Reset to 0.

# 7.2.109 PORT VC STATUS REGISTER - OFFSET 14Ch

BIT	FUNCTION	TYPE	DESCRIPTION
16	VC Arbitration Table Status	RO	When set, it indicates that any entry of the VC Arbitration Table is written by software. This bit is cleared when hardware finishes loading values stored in the VC Arbitration Table after the bit of "Load VC Arbitration Table" is set. Reset to 0b.
31:17	Reserved	RO	Reset to 0.



#### 7.2.110 VC RESOURCE CAPABILITY REGISTER (0) - OFFSET 150h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Port Arbitration Capability	RO	It indicates the types of Port Arbitration supported by the VC resource. The Switch supports Hardware fixed arbitration scheme, e.g., Round Robin, Weight Round Robin (WRR) arbitration with 128 phases (3~4 enabled ports) and Time-based WRR with 128 phases (3~4 enabled ports). Note that the Time-based WRR is only valid in VC1. Reset to 00001001b.
13:8	Reserved	RO	Reset to 000000b.
14	Advanced Packet Switching	RO	When set, it indicates the VC resource only supports transaction optimized for Advanced Packet Switching (AS). Reset to 0b.
15	Reject Snoop Transactions	RO	This bit is not applied to PCIe Switch. Reset to 0b.
22:16	Maximum Time Slots	RO	It indicates the maximum numbers of time slots (minus one) are allocated for Isochronous traffic. The default value may be changed by SMBus or auto- loading from EEPROM. Reset to 7Fh.
23	Reserved	RO	Reset to 0b.
31:24	Port Arbitration Table Offset	RO	It indicates the location of the Port Arbitration Table (n) as an offset from the base address of the Virtual Channel Capability register in the unit of DQWD (16 bytes). Reset to 04h for Port Arbitration Table (0).

## 7.2.111 VC RESOURCE CONTROL REGISTER (0) – OFFSET 154h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	TC/VC Map	RW	This field indicates the TCs that are mapped to the VC resource. Bit locations within this field correspond to TC values. When the bits in this field are set, it means that the corresponding TCs are mapped to the VC resource. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to FFh.
15:8	Reserved	RO	Reset to 00h.
16	Load Port Arbitration Table	RW	When set, the programmed Port Arbitration Table is applied to the hardware. This bit always returns 0b when read. Reset to 0b.
19:17	Port Arbitration Select	RW	This field is used to configure the Port Arbitration by selecting one of the supported Port Arbitration schemes. The permissible values for the schemes supported by Switch are 000b and 011b at VC0, other value than these written into this register will be treated as default. Reset to 000b.
23:20	Reserved	RO	Reset to 0h.
26:24	VC ID	RO	This field assigns a VC ID to the VC resource. Reset to 000b.
30:27	Reserved	RO	Reset to 0h.
31	VC Enable	RW	0b: it disables this Virtual Channel 1b: it enables this Virtual Channel Reset to 1b.



#### 7.2.112 VC RESOURCE STATUS REGISTER (0) – OFFSET 158h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Reserved	RO	Reset to 0000h.
16	Port Arbitration Table Status	RO	When set, it indicates that any entry of the Port Arbitration Table is written by software. This bit is cleared when hardware finishes loading values stored in the Port Arbitration Table after the bit of "Load Port Arbitration Table" is set. Reset to 0b.
17	VC Negotiation Pending	RO	When set, it indicates that the VC resource is still in the process of negotiation. This bit is cleared after the VC negotiation is complete. Reset to 0b.
31:18	Reserved	RO	Reset to 0.

## 7.2.113 VC RESOURCE CAPABILITY REGISTER (1) – OFFSET 15Ch

BIT	FUNCTION	TYPE	DESCRIPTION	
7:0	Port Arbitration Capability	RO	It indicates the types of Port Arbitration supported by the VC resource. The Switch supports Hardware fixed arbitration scheme, e.g., Round Robin, Weight Round Robin (WRR) arbitration with 128 phases (3~4 enabled ports) and Time-based WRR with 128 phases (3~4 enabled ports). Note that the Time-based WRR is only valid in VC1. Reset to 00011001b.	
13:8	Reserved	RO	Reset to 000000b.	
14	Advanced Packet Switching	RO	When set, it indicates the VC resource only supports transaction optimized for Advanced Packet Switching (AS). Reset to 0b.	
15	Reject Snoop Transactions	RO	This bit is not applied to PCIe Switch. Reset to 0b.	
22:16	Maximum Time Slots	RO	It indicates the maximum numbers of time slots (minus one) are allocated for Isochronous traffic. The default value may be changed by SMBus or auto- loading from EEPROM. Reset to 7Fh.	
23	Reserved	RO	Reset to 0b.	
31:24	Port Arbitration Table Offset	RO	It indicates the location of the Port Arbitration Table (n) as an offset from the base address of the Virtual Channel Capability register in the unit of DQWD (16 bytes). Reset to 08h for Port Arbitration Table (1)	

#### 7.2.114 VC RESOURCE CONTROL REGISTER (1) - OFFSET 160h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	TC/VC Map	RW (Exception for bit0)	This field indicates the TCs that are mapped to the VC resource. Bit locations within this field correspond to TC values. When the bits in this field are set, it means that the corresponding TCs are mapped to the VC resource. Bit 0 of this filed is read-only and must be set to "0" for the VC1. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 00h.
15:8	Reserved	RO	Reset to 00h.



BIT	FUNCTION	TYPE	DESCRIPTION
16	Load Port Arbitration Table	RW	When set, the programmed Port Arbitration Table is applied to the hardware. This bit always returns 0b when read. Reset to 0b.
19:17	Port Arbitration Select	RW	This field is used to configure the Port Arbitration by selecting one of the supported Port Arbitration schemes. The permissible values for the schemes supported by Switch are 000b, 011b and 100b at VC1, other value than these written into this register will be treated as default. Reset to 000b.
23:20	Reserved	RO	Reset to 0h.
26:24	VC ID	RW	This field assigns a VC ID to the VC resource. Reset to 001b.
30:27	Reserved	RO	Reset to 0h.
31	VC Enable	RW	0b: it disables this Virtual Channel 1b: it enables this Virtual Channel Reset to 0b.

# 7.2.115 VC RESOURCE STATUS REGISTER (1) – OFFSET 164h

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Reserved	RO	Reset to 0000h.
16	Port Arbitration Table Status	RO	When set, it indicates that any entry of the Port Arbitration Table is written by software. This bit is cleared when hardware finishes loading values stored in the Port Arbitration Table after the bit of "Load Port Arbitration Table" is set. Reset to 0b.
17	VC Negotiation Pending	RO	When set, it indicates that the VC resource is still in the process of negotiation. This bit is cleared after the VC negotiation is complete. Reset to 0b.
31:18	Reserved	RO	Reset to 0.

## 7.2.116 VC ARBITRATION TABLE REGISTER - OFFSET 170h

The VC arbitration table is a read-write register array that contains a table for VC arbitration. Each table entry allocates four bits, of which three bits are used to represent VC ID and one bit is reserved. A total of 32 entries are used to construct the VC arbitration table. The layout for this register array is shown below.

31 - 28	27 - 24	23 - 20	19 - 16	15 - 12	11 - 8	7 - 4	3 - 0	Byte Location
Phase	Phase	Phase	Phase	Phase	Phase	Phase	Phase	00h
[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	0011
Phase	Phase	Phase	Phase	Phase	Phase	Phase	Phase	04h
[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	0411
Phase	Phase	Phase	Phase	Phase	Phase	Phase	Phase	08h
[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	0811
Phase	Phase	Phase	Phase	Phase	Phase	Phase	Phase	0Ch
[31]	[30]	[29]	[28]	[27]	[26]	[25]	[24]	001

#### Table 7-1 Register Array Layout for VC Arbitration



# 7.2.117 PORT ARBITRATION TABLE REGISTER (0) and (1) – OFFSET 180h and 1C0h

The Port arbitration table is a read-write register array that contains a table for Port arbitration. Each table entry allocates two bits to represent Port Number. The table entry size is dependent on the number of enabled ports (refer to bit 10 and 11 of Port VC capability register 1). The arbitration table contains 128 entries if three or four ports are to be enabled. The following table shows the register array layout for the size of entry equal to two.

#### 55 - 48 47 - 40 63 - 56 39 - 32 31 - 24 23 - 16 15 - 8 7 - 0 **Byte Location** Phase Phase Phase Phase Phase Phase Phase Phase 00h [15:14] [13:12] [11:10] [9:8] [7:6] [5:4] [3:2] [1:0] Phase Phase Phase Phase Phase Phase Phase Phase 08h [31:30] [29:28] [27:26] [25:24] [23:22] [21:20] [19:18] [17:16] Phase Phase Phase Phase Phase Phase Phase Phase 10h [47:46] [45:44] [43:42] [41:40] [39:38] [37:36] [35:34] [33:32] Phase Phase Phase Phase Phase Phase Phase Phase 18h [63:62] [61:60] [59:58] [57:56] [55:54] [53:52] [51:50] [49:48] Phase Phase Phase Phase Phase Phase Phase Phase 20h [79:78] [75:74] [65:64] [77:76] [73:72] [71:70] [69:68] [67:66] Phase Phase Phase Phase Phase Phase Phase Phase 28h [95:94] [93:92] [91:90] [89:88] [87:86] [85:84] [83:82] [81:80] Phase Phase Phase Phase Phase Phase Phase Phase 30h [109:108] [107:106] [99:98] [103:102] [111:110] [105:104] 101:100] [97:96] Phase Phase Phase Phase Phase Phase Phase Phase 38h [127:126] [125:124] [123:122] [121:120] [119:118] [117:116] [115:114] [113:112]

#### **Table 7-2 Table Entry Size in 4 Bits**

# 7.2.118 PCI EXPRESS POWER BUDGETING CAPABILITY ID REGISTER – OFFSET 20Ch

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	Extended Capabilities ID	RO	Read as 0004h to indicate that these are PCI express extended capability registers for power budgeting.

#### 7.2.119 CAPABILITY VERSION - OFFSET 20Ch

BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Capability Version	RO	Read as 1h. Indicates PCIe Base Specification REV. 1.0a.
			Reset to 1h.

## 7.2.120 NEXT ITEM POINTER REGISTER – OFFSET 20Ch

BIT	FUNCTION	TYPE	DESCRIPTION
31:20	Next Capability Offset	RO	Pointer points to the PCI Express Extended ACS capability register (220h)/LTR capability register For upstream port reset to 230h Fro downstream port reset to 220h.



#### 7.2.121 DATA SELECT REGISTER - OFFSET 210h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Data Selection	RW	It indexes the power budgeting data reported through the data register. When 00h, it selects D0 Max power budget When 01h, it selects D0 Sustained power budget Other values would return zero power budgets, which means not supported Reset to 00h.
31:8	Reserved	RO	Reset to 000000h.

## 7.2.122 POWER BUDGETING DATA REGISTER – OFFSET 214h

BIT	FUNCTION	TYPE	DESCRIPTION
7:0	Base Power	RO	It specifies the base power value in watts. This value represents the required power budget in the given operation condition. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 04h.
9:8	Data Scale	RO	It specifies the scale to apply to the base power value. Reset to 00b.
12:10	PM Sub State	RO	It specifies the power management sub state of the given operation condition. It is initialized to the default sub state. Reset to 000b.
14:13	PM State	RO	It specifies the power management state of the given operation condition. It defaults to the D0 power state. Reset to 00b.
17:15	Туре	RO	It specifies the type of the given operation condition. It defaults to the Maximum power state. Reset to 111b.
20:18	Power Rail	RO	It specifies the power rail of the given operation condition. Reset to 010b.
31:21	Reserved	RO	Reset to 0.

#### 7.2.123 POWER BUDGET CAPABILITY REGISTER – OFFSET 218h

BIT	FUNCTION	TYPE	DESCRIPTION	
0	System Allocated	RO	When set, it indicates that the power budget for the device is included within the system power budget. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0b.	
31:1	Reserved	RO	Reset to 0.	

# 7.2.124 ACS EXTENDED CAPABILITY HEADER – OFFSET 220h (Downstream Port only)

BIT	FUNCTION	TYPE	DESCRIPTION
15:0	PCI Express Extended Capability ID	RO	Read as 000Dh to indicate PCI Express Extended Capability ID for ACS Extended Capability.



			Bataonoot
BIT	FUNCTION	TYPE	DESCRIPTION
19:16	Capability Version	RO	Must be 1h for this version
31:20	Next Capability ID	RO	Read as 000h. No other ECP registers. Reset to 000h.

## 7.2.125 ACS CAPABILITY REGISTER – OFFSET 224h (Downstream Port only)

BIT	FUNCTION	TYPE	DESCRIPTION			
0	ACS Source	RO	Indicated the implements of ACS Source Validation			
0	Validation	KU	Required for switch downstream port, must be hardwired to 0b otherwise			
1	ACS Translation	RO	Indicated the implements of ACS Translation Blocking			
1	Blocking	ĸo	Required for switch downstream port, must be hardwired to 0b otherwise			
2	ACS P2P Request	RO	Indicated the implements of ACS P2P Request Redirect			
2	Redirect	KU	Required for switch downstream port, must be hardwired to 0b otherwise			
3	ACS P2P	RO	Indicated the implements of ACS P2P Completion Redirect			
3	Completion Redirect	ĸo	Required for switch downstream port, must be hardwired to 0b otherwise			
4	ACS Upstream	RO	Indicated the implements of ACS Upstream Forwarding			
4	Forwarding	ĸo	Required for switch downstream port, must be hardwired to 0b otherwise			
5	ACS P2P Egress	RO	Indicated the implements of ACS P2P Egress control			
3	control	ĸo	Required for switch downstream port, must be hardwired to 0b otherwise			
6	ACS Direct	RO	Indicated the implements of ACS Direct Translated P2P			
0	Translated P2P	ĸo	Required for switch downstream port, must be hardwired to 0b otherwis			
7	Reserved	RO	Reset to 1'b0			
	Earran Cantural	HwInit	Encodings 01h –FFh directly indicate the number of applicable bits in the			
15:8	Egress Control Vector Size		Egress Control Vector			
	vector Size		Upstream port reset as 00h, downstream port reset as 08h			
16	16 ACS Source		Enable the source validation			
10	Validation Enable	RW	Reset to 1'b0			
17	ACS Translation	RW	Enable ACS Translation Blocking			
17	Blocking Enable	IX VV	Reset to 1'b0			
18	ACS P2P Request	RW	Enable ACS P2P Request Redirect			
18	Redirect	KW	Reset to 1'b0			
	ACS P2P		Enable ACS P2P Completion Redirect			
19	Completion Redirect	RW				
	Enable		Reset to 1'b0			
20	ACS Upstream	RW	Enable ACS Upstream Forwarding			
20	Forwarding Enable	K W	Reset to 1'b0			
21	ACS P2P Egress	RW	Enable ACS P2P Egress control			
21	control Enable	KW	Reset to 1'b0			
	ACS Direct		Enable ACS Direct Translated P2P			
22	Translated P2P	RW				
	Enable		Reset to 1'b0			
31:23	Reserved	RO	Reset to 8'h00			

#### 7.2.126 EGRESS CONTROL VECTOR – OFFSET 228h (Downstream Port only)

BIT	FUNCTION	TYPE	DESCRIPTION	
7:0	Egress Control Vector	RW	When a given bit is set, peer-to-peer requests targeting the associated Port are blocked or redirected Reset to 0	
31:8	Reserved	RO	Reset to 0.	

# 7.2.127 LTR EXTENDED CAPABILITY HEADER – OFFSET 230h (Upstream Port only)

Г	BIT	FUNCTION	TYPE	DESCRIPTION



BIT	FUNCTION	TYPE	DESCRIPTION	
15:0	PCI Express Extended Capability ID	RO	Read as 0018h to indicate PCI Express Extended Capability ID for LTR Extended Capability.	
19:16	Capability Version	RO	Must be 1h for this version	
31:20	Next Capability ID	RO	Read as 000h. No other ECP registers. Reset to 000h.	

# 7.2.128 MAX SNOOP LATENCY REGISTER – OFFSET 234h (Upstream Port only)

BIT	FUNCTION	TYPE	DESCRIPTION
9:0	Max Snoop Latency Value	RW	.Specifies the maximum snoop latency that a device is permitted to request Reset to 000h.
12:10	Max Snoop Latency Scale	RW	This register provides a scale for the value contained within the Maximum Snoop Latency Value field Reset to 000b
13:15	Reserved	RO	Reset to 000b.

# 7.2.129 MAX NO-SNOOP LATENCY REGISTER – OFFSET 236h (Upstream Port only)

BIT	FUNCTION	TYPE	DESCRIPTION
9:0	Max No-Snoop Latency Value	RW	.Specifies the maximum no-snoop latency that a device is permitted to request Reset to 000h.
12:10	Max No-Snoop Latency Scale	RW	This register provides a scale for the value contained within the Maximum No-Snoop Latency Value field Reset to 000b
13:15	Reserved	RO	Reset to 000b.



# 8 CLOCK SCHEME

The built-in Integrated Reference Clock Buffer of the PI7C9X2G303EL supports three reference clock outputs. The clock buffer feature can be enabled and disabled by strapping the CLKBUF\_PD pin.

When CLKBUF\_PD pin is asserted low, the clock buffer is enabled. The clock buffer distributes a single 100MHz reference clock input to three Reference Clock Output Pairs, REFCLKO\_P[2:0] and REFCLKO\_N[2:0]. The clock buffer requires 100MHz differential clock inputs through REFCLKI\_P and REFCLKI\_N Pins as show in the following table.

When CLKBUF\_PD pin is asserted high, the clock buffer is in power down mode and disabled. The 100MHz Reference Clock Output Pairs are disabled, and The PI7C9X2G303EL requires 100MHz differential clock inputs through REFCLKP and REFCLKN Pins as shown in the following table.

Description	Symbol	Min	Тур	Max	Unit
Reference Clock Frequency*	$\mathbf{f}_{j}$		100		MHz
Accuracy	Aj	-300		+300	ppm
Duty Cycle	DCi	45		55	%
> 1.5 MHz to Nyquist RMS jitter	T <sub>REFCLK-HF-RMS</sub>	-		3.1	ps RMS
after applying PCIe filter function					
10 kHz - 1.5 MHz RMS jitter	T <sub>REFCLK-LF-RMS</sub>	-		3.0	ps RMS
Spread Spectrum Clock frequency	SSC freq	30		33	kHz

#### **Table 8-1 Input Clock Requirements**

\* Does not include ±300ppm. Only certain clock frequencies will produce valid PCI Express data. See Table 5 2 above.



# 9 IEEE 1149.1 COMPATIBLE JTAG CONTROLLER

An IEEE 1149.1 compatible Test Access Port (TAP) controller and associated TAP pins are provided to support boundary scan in PI7C9X2G303EL for board-level continuity test and diagnostics. The TAP pins assigned are TCK, TDI, TDO, TMS and TRST\_L. All digital input, output, input/output pins are tested except TAP pins.

#### 9.1 INSTRUCTION REGISTER

The IEEE 1149.1 Test Logic consists of a TAP controller, an instruction register, and a group of test data registers including Bypass and Boundary Scan registers. The TAP controller is a synchronous 16-state machine driven by the Test Clock (TCK) and the Test Mode Select (TMS) pins. An independent power on reset circuit is provided to ensure the machine is in TEST\_LOGIC\_RESET state at power-up.

PI7C9X2G303EL implements a 5-bit Instruction register to control the operation of the JTAG logic. The defined instruction codes are shown in the following table. Those bit combinations that are not listed are equivalent to the BYPASS (11111) instruction.

Instruction	<b>Operation Code (binary)</b>	<b>Register Selected</b>	Operation
EXTEST	00000	Boundary Scan	Drives / receives off-chip test data
SAMPLE	00001	Boundary Scan	Samples inputs / pre-loads outputs
HIGHZ	00101	Bypass	Tri-states output and I/O pins except TDO pin
CLAMP	00100	Bypass	Drives pins from boundary-scan register and selects Bypass register for shifts
IDCODE	01100	Device ID	Accesses the Device ID register, to read manufacturer ID, part number, and version number
BYPASS	11111	Bypass	Selected Bypass Register
INT_SCAN	00010	Internal Scan	Scan test
MEM_BIST	01010	Memory BIST	Memory BIST test

#### **Table 9-1 Instruction register codes**

#### 9.2 BYPASS REGISTER

The required bypass register (one-bit shift register) provides the shortest path between TDI and TDO when a bypass instruction is in effect. This allows rapid movement of test data to and from other components on the board. This path can be selected when no test operation is being performed on the PI7C9X2G303EL.

#### 9.3 DEVICE ID REGISTER

This register identifies Pericom as the manufacturer of the device and details the part number and revision number for the device.

Table 9-2 JTAG device ID register

TBD

#### 9.4 BOUNDARY SCAN REGISTER

The boundary scan register has a set of serial shift-register cells. A chain of boundary scan cells is formed by connected the internal signal of the PI7C9X2G303EL package pins. The VDD, VSS, and JTAG pins are not



in the boundary scan chain. The input to the shift register is TDI and the output from the shift register is TDO. There are 4 different types of boundary scan cells, based on the function of each signal pin.

The boundary scan register cells are dedicated logic and do not have any system function. Data may be loaded into the boundary scan register master cells from the device input pins and output pin-drivers in parallel by the mandatory SAMPLE and EXTEST instructions. Parallel loading takes place on the rising edge of TCK.

#### 9.5 JTAG BOUNDARY SCAN REGISTER ORDER

Table 9-3 JTAG boundary scar register definitionTBD



# **10 POWER MANAGEMENT**

The PI7C9X2G303EL supports D0, D1, D2, D3-hot, and D3-cold Power States. The PCI Express Physical Link Layer of the PI7C9X2G303EL device supports the PCI Express Link Power Management with L0, L0s, L1, L2/L3 ready and L3 Power States.

During the transition from D3-hot to D3-cold state, the main power supplies of VDDC and VDDR are turned off to save power while keeping the VDDCAUX and VAUX with the auxiliary power supplies to maintain all necessary information to be restored to the full power D0 state. PI7C9X2G303EL has been designed to have sticky registers that are powered by auxiliary power supplies. PI7C9X2G303EL forwards power management messages to the upstream Switches or root complex.

PI7C9X2G303EL also supports ASPM (Active State Power Management) to facilitate the link power saving.



# **11 ELECTRICAL AND TIMING SPECIFICATIONS**

#### 11.1 ABSOLUTE MAXIMUM RATINGS

#### **Table 11-1 Absolute maximum ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

-65°C to 150°C
-40°C to 85°C
-0.3v to 3.0v
-0.3v to 3.0v

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## 11.2 DC SPECIFICATIONS

Table 11-2 DC electrical of	characteristics
-----------------------------	-----------------

Power Pins	Min.	Тур.	Max.
VDDC	0.9v	1.0v	1.1v
VDDR	3.0v	3.3v	3.6v
CVDDR	3.0v	3.3v	3.6v
VDDCAUX	0.9v	1.0v	1.1v
VAUX	3.0v	3.3v	3.6v
AVDD	0.9v	1.0v	1.1v
AVDDH	2.97v	3.3v	3.63v

VDDC: digital power supply for the core VDDR: digital power supply for 3.3v I/O Interface CVDDR: power supply for 3.3v reference clock VDDCAUX: digital auxiliary power supply for the core VAUX: digital auxiliary power supply for 3.3v I/O Interface AVDD: analog power supply for 1.1v PCI Express Interface AVDDH: analog power supply for 3.3v PCI Express Interface

In order to support auxiliary power management fully, it is recommended to have VDDC and VDDCAUX separated.



#### 11.3 AC SPECIFICATIONS

Parameter	Symbol	Min	Тур	Max	Unit
Unit Interval	UI	199.94	200.0	200.06	ps
Differential p-p TX voltage swing	V <sub>TX-DIFF-P-P</sub>	800	-	-	mV
					ppd
Low power differential p-p TX voltage	V <sub>TX-DIFF-P-P-LOW</sub>	400	-	-	mV
swing					ppd
TX de-emphasis level ratio	V <sub>TX-DE-RATIO-3.5dB</sub>	-3.0	-	-4.0	dB
TX de-emphasis level ratio	V <sub>TX-DE-RATIO-6dB</sub>	-5.5		-6.5	dB
Transmitter Eye including all jitter sources	T <sub>TX-EYE</sub>	0.75	-	-	UI
TX deterministic jitter > 1.5 MHz	T <sub>TX-HF-DJ-DD</sub>	-	-	0.15	UI
TX RMS jitter < 1.5 MHz	T <sub>TX-LF-RMS</sub>	-	-	3.0	Ps
					RMS
Transmitter rise and fall time	T <sub>TX-RISE-FALL</sub>	0.15	-	-	UI
TX rise/fall mismatch	T <sub>RF-MISMATCH</sub>	-	-	0.1	UI
Maximum TX PLL Bandwidth	BW <sub>TX-PLL</sub>	-	-	16	MHz
Minimum TX PLL BW for 3dB peaking	BW <sub>TX-PLL-LO-3DB</sub>	8	-	-	MHz
TX PLL peaking with 8 MHz min BW	PKG <sub>TX-PLL1</sub>	-	-	3.0	dB
DC Differential TX Impedance	Z <sub>TX-DIFF-DC</sub>	80	-	120	Ω
Transmitter Short-Circuit Current Limit	I <sub>TX-SHORT</sub>	-	-	90	mA
TX DC Common Mode Voltage	V <sub>TX-DC-CM</sub>	0	-	3.6	V
Absolute Delta of DC Common Mode	VTX-CM-DC-ACTIVE-IDLE-	0	-	100	mV
Voltage During L0 and Electrical Idle	DELTA				
Absolute Delta of DC Common Mode	V <sub>TX-CM-DC-LINE-DELTA</sub>	0	-	25	mV
Voltage between D+ and D-					
Electrical Idle Differential Peak Output	V <sub>TX-IDLE-DIFF-AC-p</sub>	0	-	20	mV
Voltage					
DC Electrical Idle Differential Output	V <sub>TX-IDLE-DIFF-DC</sub>	0	-	5	mV
Voltage					
The Amount of Voltage Change Allowed	V <sub>TX-RCV-DETECT</sub>	-	-	600	mV
During Receiver Detection					
Lane-to-Lane Output Skew	L <sub>TX-SKEW</sub>	-	-	500 ps	ps
				+ 4 UI	

#### Table 11-3 PCI Express Interface - Differential Transmitter (TX) Output (5.0 Gbps) Characteristics

#### Table 11-4 PCI Express Interface - Differential Transmitter (TX) Output (2.5 Gbps) Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Unit Interval	UI	399.88	400.0	400.12	ps
Differential p-p TX voltage swing	V <sub>TX-DIFF-P-P</sub>	800	-	-	mV
					ppd
Low power differential p-p TX voltage	V <sub>TX-DIFF-P-P-LOW</sub>	400	-	-	mV
swing					ppd
TX de-emphasis level ratio	V <sub>TX-DE-RATIO</sub>	-3.0	-	-4.0	dB
Minimum TX eye width	T <sub>TX-EYE</sub>	0.75	-	-	UI
Maximum time between the jitter median	T <sub>TX-EYE-MEDIAN-to-MAX-</sub>	-	-	0.125	UI
and max deviation from the median	JITTER				
Transmitter rise and fall time	T <sub>TX-RISE-FALL</sub>	0.125	-	-	UI
Maximum TX PLL Bandwidth	BW <sub>TX-PLL</sub>	-	-	22	MHz
Maximum TX PLL BW for 3dB peaking	BW <sub>TX-PLL-LO-3DB</sub>	1.5	-	-	MHz
Absolute Delta of DC Common Mode	V <sub>TX-CM-DC-ACTIVE-IDLE-</sub>	0	-	100	mV
Voltage During L0 and Electrical Idle	DELTA				
Absolute Delta of DC Common Mode	V <sub>TX-CM-DC-LINE-DELTA</sub>	0	-	25	mV
Voltage between D+ and D-					
Electrical Idle Differential Peak Output	V <sub>TX-IDLE-DIFF-AC-p</sub>	0	-	20	mV
Voltage					
The Amount of Voltage Change Allowed	V <sub>TX-RCV-DETECT</sub>	-	-	600	mV
During Receiver Detection					
Transmitter DC Common Mode Voltage	V <sub>TX-DC-CM</sub>	0	-	3.6	V



Parameter	Symbol	Min	Тур	Max	Unit
Transmitter Short-Circuit Current Limit	I <sub>TX-SHORT</sub>	-	-	90	mA
DC Differential TX Impedance	Z <sub>TX-DIFF-DC</sub>	80	100	120	Ω
Lane-to-Lane Output Skew	L <sub>TX-SKEW</sub>	-	-	500 ps	ps
				+ 2 UI	

#### Table 11-5 PCI Express Interface - Differential Receiver (RX) Input (5.0 Gbps) Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Unit Interval	UI	199.94	200.0	200.06	ps
Differential RX Peak-to-Peak Voltage	V <sub>RX-DIFF-PP-CC</sub>	120	-	1200	mV
Total jitter tolerance	TJ <sub>RX</sub>	0.68	-	-	UI
Receiver DC common mode impedance	Z <sub>RX-DC</sub>	40	-	60	Ω
RX AC Common Mode Voltage	V <sub>RX-CM-AC-P</sub>	-	-	150	mV
Electrical Idle Detect Threshold	V <sub>RX-IDLE-DET-DIFFp-p</sub>	65	-	175	mV

#### Table 11-6 PCI Express Interface - Differential Receiver (RX) Input (2.5 Gbps) Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Unit Interval	UI	399.88	400.0	400.12	ps
Differential RX Peak-to-Peak Voltage	V <sub>RX-DIFF-PP-CC</sub>	175	-	1200	mV
Receiver eye time opening	T <sub>RX-EYE</sub>	0.4	-	-	UI
Maximum time delta between median and deviation from median	T <sub>RX-EYE-MEDIAN-to-MAX-</sub>	-	-	0.3	UI
Receiver DC common mode impedance	JITTER Z <sub>RX-DC</sub>	40	-	60	0
DC differential impedance	Z <sub>RX-DC</sub>	80	-	120	Ω
RX AC Common Mode Voltage	V <sub>RX-CM-AC-P</sub>	-	-	150	mV
DC input CM input impedance during reset or power down	Z <sub>RX-HIGH-IMP-DC</sub>	200	-	-	kΩ
Electrical Idle Detect Threshold	V <sub>RX-IDLE-DET-DIFFp-p</sub>	65	-	175	mV
Lane to Lane skew	L <sub>RX-SKEW</sub>	-	-	20	ns



#### **11.4 AC SWITCHING CHARACTERISTICS OF CLOCK BUFFER**

Parameter	Symbol	Min	Max	Unit	Notes
Bypass Mode	F <sub>IN</sub>	100	400	MHz	
Rise and Fall Time (measured between	T <sub>rise</sub> / T <sub>fall</sub>	175	7010	ps	2
0.175V to 0.525V)					
Rise and Fall Time Variation	$\Delta T_{rise} / \Delta T_{fall}$		125	ps	2
PLL Mode	т		±250	ps	
Non-PLL Mode	$-T_{pd}$	2.5	6.5	ns	
Cycle - Cycle Jitter	T <sub>jitter</sub>		50	ps	3, 4
Voltage High including overshoot	V <sub>HIGH</sub>	660	1150	mV	2
Voltage Low including overshoot	V <sub>LOW</sub>	-300		mV	2
Absolute crossing point voltages	V <sub>cross</sub>	250	550	mV	2
Total Variation of Vcross over all edges	$\Delta V_{cross}$		140	mV	2
Duty Cycle	T <sub>DC</sub>	45	55	%	3
Additive RMS phase jitter for PCIe 2.0	$T_{jadd}$	<0	1	Ps	5

Notes:


Test configuration is Rs = 33.2-ohm, Rp = 49.9-ohm, and 2pF.
 Measurement taken from Single Ended waveform.
 Measurement taken from Differential waveform.

Measurement taken using MI data capture analysis tool.
 Additive jitter is calculated from input and output RMS phase jitter by using PCIe 2.0 filter



# **12 PACKAGE INFORMATION**


The package of PI7C9X2G303EL is a 8mm x 8mm aQFN (136 Pin) package. The following are the package information and mechanical dimension:



#### Figure 12-1 Package outline drawing



Figure 12-2 Package bottom view





# **13 ORDERING INFORMATION**

Part Number	Temperature F	Range	Package	Pb-Free & Green
PI7C9X2G303EL□ZXEX	-40° to 85°C		136-pin aQFN	Yes
	(Industrial Tem	perature)	8mm x 8mm	
<u>PI 7C 9X2</u>			· T	andard Green e Code
				evision
				e Type
			Device N	lumber
				Family
			PI=P	ericom