

Figure 2 - Pin Connections

#### **Pin Description**

	Pin#						
20	24	28	Name	Description			
1	1	1	IN+	Non-inverting op-amp input.			
2	2	2	IN-	nverting op-amp input.			
3	3	4		Gain Select. Gives access to output of front end differential amplifier for connection of feedback esistor.			
4	4	6	V <sub>Ref</sub>	<b>Reference Voltage</b> output, nominally $V_{DD}/2$ is used to bias inputs at mid-rail (see Fig. 13).			
5	5	7	V <sub>SS</sub>	fround input (0 V).			
6	6	8	OSC1	TMF clock/oscillator input. Connect a 4.7 MΩ resistor to VSS if crystal oscillator is used.			
7	7	9		Clock output. A 3.579545 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit. Leave open circuit when OSC1 is clock input.			
8	10	12	TONE	Tone output (DTMF or single tone).			
9	11	13	R/W	<b>Read/Write</b> input. Controls the direction of data transfer to and from the MPU and the transceiver egisters. TTL compatible.			
10	12	14	CS	Chip Select, TTL input ( $\overline{CS}$ =0 to select the chip).			
11	13	15	RS0	Register Select input. See register decode table. TTL compatible.			
12	14	17	Ф2	System Clock input. TTL compatible. N.B. $\Phi 2$ clock input need not be active when the device is not being accessed.			
13	15	18	P	<b>Interrupt Request to MPU</b> (open drain output). Also, when call progress (CP) mode has been selected and interrupt enabled the IRQ/CP pin will output a rectangular wave signal representative of the input signal applied at the input op-amp. The input signal must be within the bandwidth limits of the call progress filter. See Figure 8.			
14- 17	18-21	19-22	D0-D3	Microprocessor Data Bus (TTL compatible). High impedance when $\overline{CS} = 1$ or $\Phi 2$ is low.			

#### **Pin Description**

	Pin #					
20	24	28	Name	Description		
18	22	26		<b>Early Steering</b> output. Presents a logic high once the digital algorithm has detected a valid ton- pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a log low.		
19	23	27		<b>Steering Input/Guard Time</b> output (bidirectional). A voltage greater than $V_{TSt}$ detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than $V_{TSt}$ frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.		
20	24	28	$V_{\mathrm{DD}}$	Positive power supply input (+5 V typical).		
	8, 9, 16,17	3,5,10,1 1, 16, 23-25	NC	No Connection.		

#### **Functional Description**

The MT8880C Integrated DTMF Transceiver architecture consists of a high performance DTMF receiver with internal gain setting amplifier and a DTMF generator which employs a burst counter such that precise tone bursts and pauses can be synthesized. A call progress mode can be selected such that frequencies within the specified passband can be detected. A standard microprocessor interface allows access to an internal status register, two control registers and two data registers.

### **Input Configuration**

The input arrangement of the MT8880C provides a differential-input operational amplifier as well as a bias source  $(V_{Ref})$  which is used to bias the inputs at  $V_{DD}/2$ . Provision is made for connection of a feedback resistor to the opamp output (GS) for adjustment of gain. In a single-ended configuration, the input pins are connected as shown in Figure 3.

Figure 4 shows the necessary connections for a differential input configuration.




Figure 3 - Single-Ended Input Configuration

#### **Receiver Section**

Separation of the low and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high group frequencies (see Fig. 7). These filters also incorporate notches at 350 Hz and 440 Hz for exceptional dial tone rejection. Each filter output is followed by a single order switched capacitor filter section which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.




Figure 4 - Differential Input Configuration

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state.

#### **Steering Circuit**

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes  $v_c$  (see Figure 5) to rise as the capacitor discharges. Provided that the signal condition is maintained (ESt remains high) for the validation period ( $t_{GTP}$ ),  $v_c$  reaches the threshold ( $v_{TSt}$ ) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Figure 7) into the Receive Data Register. At this point the GT output is activated and drives  $v_c$  to  $v_{DD}$ . GT continues to drive high as long as ESt remains high. Finally, after a

short delay to allow the output latch to settle, the delayed steering output flag goes high, signalling that a received tone pair has been registered. The status of the delayed steering flag can be monitored by checking the appropriate bit in the status register. If Interrupt mode has been selected, the IRQ/CP pin will pull low when the delayed steering flag is active.

The contents of the output latch are updated on an active delayed steering transition. This data is presented to the four bit bidirectional data bus when the Receive Data Register is read. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop out) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.




Figure 5 - Basic Steering Circuit

#### **Guard Time Adjustment**

The simple steering circuit shown in Figure 5 is adequate for most applications. Component values are chosen according to the formula:

$$t_{REC} = t_{DP} + t_{GTP}$$
$$t_{ID} = t_{DA} + t_{GTA}$$

The value of  $t_{DP}$  is a device parameter (see AC Electrical Characteristics) and  $t_{REC}$  is the minimum signal duration to be recognized by the receiver. A value for C1 of 0.1  $\mu$ F is recommended for most applications, leaving R1 to be selected by the designer. Different steering arrangements may be used to select independently the guard times for tone present ( $t_{GTP}$ ) and tone absent ( $t_{GTA}$ ). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity.




Figure 6 - Guard Time Adjustment

Increasing  $t_{REC}$  improves talk-off performance since it reduces the probability that tones simulated by speech will maintain a valid signal condition long enough to be registered. Alternatively, a relatively short  $t_{REC}$  with a long  $t_{DO}$  would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 6. The receiver timing is shown in Figure 9 with a description of the events in Figure 11.

#### **Call Progress Filter**

A call progress mode, using the MT8880C, can be selected allowing the detection of various tones which identify the progress of a telephone call on the network. The call progress tone input and DTMF input are common, however, call progress tones can only be detected when CP mode has been selected. DTMF signals cannot be detected if CP mode has been selected (see Table 5). Figure 8 indicates the useful detect bandwidth of the call progress filter. Frequencies presented to the input, which are within the 'accept' bandwidth limits of the filter, are hard-limited by a high gain comparator with the IRQ/CP pin serving as the output. The squarewave output obtained from the schmitt trigger can be analyzed by a microprocessor or counter arrangement to determine the nature of the call progress tone being detected. Frequencies which are in the 'reject' area will not be detected and consequently the IRQ/CP pin will remain low.

#### **DTMF Generator**

The DTMF transmitter employed in the MT8880C is capable of generating all sixteen standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.579545 MHz crystal. The sinusoidal waveforms for the individual tones are digitally synthesized using row and column programmable dividers and switched capacitor D/A converters. The row and column tones are mixed and filtered providing a DTMF signal with low total harmonic distortion and high accuracy. To specify a DTMF signal, data conforming to the encoding format shown in Figure 7 must be written to the transmit Data Register. Note that this is the same as the receiver output code. The individual tones which are generated ( $f_{LOW}$  and  $f_{HIGH}$ ) are referred to as Low Group and High Group tones. As seen from the table, the low group frequencies are 697, 770, 852 and 941 Hz. The high group frequencies are 1209, 1336, 1477 and 1633 Hz. Typically, the high group to low group amplitude ratio (preemphasis) is 2 dB to compensate for high group attenuation on long loops.

F <sub>LOW</sub>	F <sub>HIGH</sub>	DIGIT	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$\mathbf{D}_0$
697	1209	1	0	0	0	1
697	1336	2	0	0	1	0
697	1477	3	0	0	1	1
770	1209	4	0	1	0	0
770	1336	5	0	1	0	1
770	1477	6	0	1	1	0
852	1209	7	0	1	1	1
852	1336	8	1	0	0	0
852	1477	9	1	0	0	1
941	1336	0	1	0	1	0
941	1209	*	1	0	1	1
941	1477	#	1	1	0	0
697	1633	A	1	1	0	1
770	1633	В	1	1	1	0
852	1633	С	1	1	1	1
941	1633	D	0	0	0	0

0= LOGIC LOW, 1= LOGIC HIGH

Figure 7 - Functional Encode/Decode Table




Figure 8 - Call Progress Response

The period of each tone consists of 32 equal time segments. The period of a tone is controlled by varying the length of these time segments. During write operations to the Transmit Data Register the 4 bit data on the bus is latched and converted to 2 of 8 coding for use by the programmable divider circuitry. This code is used to specify a time segment length which will ultimately determine the frequency of the tone. When the divider reaches the appropriate count, as determined by the input code, a reset pulse is issued and the counter starts again. The number of time segments is fixed at 32, however, by varying the segment length as described above the tone output signal frequency will be varied. The divider output clocks another counter which addresses the sinewave lookup ROM.




Figure 9 - Receiver Timing Diagram

The lookup table contains codes which are used by the switched capacitor D/A converter to obtain discrete and highly accurate DC voltage levels. Two identical circuits are employed to produce row and column tones which are then mixed using a low noise summing amplifier. The oscillator described needs no "start-up" time as in other DTMF generators since the crystal oscillator is running continuously thus providing a high degree of tone burst accuracy. A bandwidth limiting filter is incorporated and serves to attenuate distortion products above 8 kHz. It can be seen from Figure 10 that the distortion products are very low in amplitude.




Figure 10 - Spectrum Plot

#### **Burst Mode**

In certain telephony applications it is required that DTMF signals being generated are of a specific duration determined either by the particular application or by any one of the exchange transmitter specifications currently existing. Standard DTMF signal timing can be accomplished by making use of the Burst Mode. The transmitter is capable of issuing symmetric bursts/pauses of predetermined duration. This burst/pause duration is 51 ms±1 ms which is a standard interval for autodialer and central office applications. After the burst/pause has been issued, the appropriate bit is set in the Status Register indicating that the transmitter is ready for more data. The timing described above is available when DTMF mode has been selected. However, when CP mode (Call Progress mode) is selected, a second burst/pause time of 102 ms ±2 ms is available. This extended interval is useful when precise tone bursts of longer than 51 ms duration and 51 ms pause are desired. Note that when CP mode and Burst mode have been selected, DTMF tones may be transmitted only and *not* received.

In applications where a non-standard burst/pause duration is required, burst mode must be disabled and the transmitter gated on and off by an external hardware or software timer.

#### Single Tone Generation

A single tone mode is available whereby individual tones from the low group or high group can be generated. This mode can be used for DTMF test equipment applications, acknowledgment tone generation and distortion measurements. Refer to Control Register B description for details.


#### **Distortion Calculations**

The MT8880C is capable of producing precise tone bursts with minimal error in frequency (see Table 1). The internal summing amplifier is followed by a first-order lowpass switched capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a *single tone* can be calculated using

Equation 1, which is the ratio of the total power of all the extraneous frequencies to the power of the fundamental frequency expressed as a percentage. The Fourier components of the tone output correspond to  $V_{2f}$ ....  $V_{nf}$  as measured on the output waveform. The total harmonic distortion for a *dual tone* can be calculated using Equation 2.  $V_L$  and  $V_H$  correspond to the low group amplitude and high group amplitude, respectively, and  $V^2_{IMD}$  is the sum of all the intermodulation components. The internal switched-capacitor filter following the D/A converter keeps distortion products down to a very low level as shown in Figure 10.

#### EXPLANATION OF EVENTS TONE BURSTS DETECTED. TONE DURATION INVALID. RX DATA REGISTER NOT UPDATED. A) B) TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER. C) END OF TONE #n DETECTED. TONE ABSENT DURATION VALID. INFORMATION IN RX DATA REGISTER RETAINED UNTIL NEXT VALID TONE PAIR. D) TONE #n+1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN RX DATA REGISTER. ACCEPTABLE DROPOUT OF TONE #n+1. TONE ABSENT DURATION INVALID, DATA REMAINS UNCHANGED. E) END OF TONE #n+1 DETECTED. TONE ABSENT DURATION VALID. INFORMATION IN RX DATA REGISTER F) RETAINED UNTIL NEXT VALID TONE PAIR. EXPLANATION OF SYMBOLS DTMF COMPOSITE INPUT SIGNAL. ESt EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES. St/GT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT. 4-BIT DECODED DATA IN RECEIVE DATA REGISTER RX<sub>0</sub>-RX<sub>3</sub> DELAYED STEERING. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED b3 GUARD TIME THUS CONSTITUTING A VALID SIGNAL. ACTIVE LOW FOR THE DURATION OF A VALID DTMF b2 INDICATES THAT VALID DATA IS IN THE RECEIVE DATA REGISTER. THE BIT IS CLEARED AFTER THE STATUS REGISTER IS READ. IRQ/CP INTERRUPT IS ACTIVE INDICATING THAT NEW DATA IS IN THE RX DATA REGISTER. THE INTERRUPT IS CLEARED AFTER THE STATUS REGISTER IS READ. MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID. tREC MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION. t<sub>REC</sub> MINIMUM TIME BETWEEN VALID SEQUENTIAL DTMF SIGNALS. $t_{ID}$ MAXIMUM ALLOWABLE DROPOUT DURING VALID DTMF SIGNAL. $t_{DO}$ TIME TO DETECT VALID FREQUENCIES PRESENT. $t_{DP}$ TIME TO DETECT VALID FREQUENCIES ABSENT. $t_{DA}$ GUARD TIME, TONE PRESENT. $t_{GTP}$ GUARD TIME, TONE ABSENT. t<sub>GTA</sub>

Figure 11 - Description of Timing Events



**Equation 1. THD (%) For a Single Tone** 

$$THD (\%) = 100$$

$$V^{2}_{2L} + V^{2}_{3L} + \dots V^{2}_{nL} + V^{2}_{2H} + V^{2}_{3H} + \dots V^{2}_{nH} + V^{2}_{1MD}$$

$$\sqrt{V^{2}_{L} + V^{2}_{H}}$$

**Equation 2. THD (%) For a Dual Tone** 

ACTIVE INPUT	OUTPUT F	%ERROR	
INICI	SPECIFIED	ACTUAL	
L1	697	699.1	+0.30
L2	770	766.2	-0.49
L3	852	847.4	-0.54
L4	941	948.0	+0.74
H1	1209	1215.9	+0.57
H2	1336	1331.7	-0.32
Н3	1477	1471.9	-0.35
H4	1633	1645.0	+0.73

Table 1 - Actual Frequencies Versus Standard Requirements

#### **DTMF Clock Circuit**

The internal clock circuit is completed with the addition of a standard television colour burst crystal. The crystal specification is as follows:

Frequency: 3.579545 MHz

Frequency Tolerance: ±0.1%

Resonance Mode: Parallel

Load Capacitance: 18 pF

Maximum Series Resistance: 150 ohms

Maximum Drive Level: 2 mW

e.g. CTS Knights MP036S Toyocom TQC-203-A-9S

A number of MT8880C devices can be connected as shown in Figure 12 such that only one crystal is required. Alternatively, the OSC1 inputs on all devices can be driven from a TTL buffer with the OSC2 outputs left unconnected.




Figure 12 - Common Crystal Connection

#### **Microprocessor Interface**

The MT8880C employs a microprocessor interface which allows precise control of transmitter and receiver functions. There are five internal registers associated with the microprocessor interface which can be subdivided into three categories, i.e., data transfer, transceiver control and transceiver status. There are two registers associated with data transfer operations.

The Receive Data Register contains the output code of the last valid DTMF tone pair to be decoded and is a read only register. The data entered in the Transmit Data Register will determine which tone pair is to be generated (see Figure 7 for coding details). Data can only be written to the transmit register. Transceiver control is accomplished with two Control Registers (CRA and CRB) which occupy the same address space. A write operation to CRB can be executed by setting the appropriate bit in CRA. The following write operation to the same address will then be directed to CRB and subsequent write cycles will then be directed back to CRA. A software reset must be included at the beginning of all programs to initialize the control and status registers after power up or power reset (see Figure 16). Refer to Tables 3, 4, 5 and 6 for details concerning the Control Registers. The IRQ/CP pin can be programmed such that it will provide an interrupt request signal upon validation of DTMF signals or when the transmitter is ready for more data (Burst mode only). The IRQ/CP pin is configured as an open drain output device and as such requires a pull-up resistor (see Figure 13).

RS0	R/W	FUNCTION
0	0	Write to Transmit Data Register
0	1	Read from Receive Data Register
1	0	Write to Control Register
1	1	Read from Status Register

**Table 2 - Internal Register Functions** 

b3	<b>b</b> 2	b1	ь0	
RSEL	IRQ	CP/DTMF	TOUT	

Table 3 - CRA Bit Positions

<b>b</b> 3	b2	b1	ь0
C/R	$S/\overline{D}$	TEST	BURST

Table 4 - CRB Bit Positions

BIT	NAME	FUNCTION	DESCRIPTION
b0	TOUT	TONE OUTPUT	A logic '1' enables the tone output. This function can be implemented in either the burst mode or non-burst mode.
b1	CP/DTMF	MODE CONTROL	In DTMF mode (logic '0') the device is capable of generating and receiving Dual Tone Multi-Frequency signals. When the CP (Call Progress) mode is selected (logic '1') a 6th order bandpass filter is enabled to allow call progress tones to be detected. Call progress tones which are within the specified bandwidth will be presented at the IRQ/CP pin in rectangular wave format if the IRQ bit has been enabled (b2=1). Also, when the CP mode and BURST mode have both been selected, the transmitter will issue DTMF signals with a burst and pause of 102 ms (typ) duration. This signal duration is twice that obtained from the DTMF transmitter if DTMF mode had been selected. Note that DTMF signals cannot be decoded when the CP mode of operation has been selected.
b2	IRQ	INTERRUPT ENABLE	A logic '1' enables the INTERRUPT mode. When this mode is active and the DTMF mode has been selected (b1=0) the IRQ/CP pin will pull to a logic '0' condition when either 1) a valid DTMF signal has been received and has been present for the guard time duration or 2) the transmitter is ready for more data (BURST mode only).
b3	RSEL	REGISTER SELECT	A logic '1' selects Control Register B on the next Write cycle to the Control Register address. Subsequent Write cycles to the Control Register are directed back to Control Register A.

Table 5 - Control Register A Description

BIT	NAME	FUNCTION	DESCRIPTION
ь0	BURST	BURST MODE	A logic '0' enables the burst mode. When this mode is selected, data corresponding to the desired DTMF tone pair can be written to the Transmit Register resulting in a tone burst of a specific duration (see AC Characteristics). Subsequently, a pause of the same duration is induced. Immediately following the pause, the Status Register is updated indicating that the Transmit Register is ready for further instructions and an interrupt will be generated if the interrupt mode has been enabled. Additionally, if call progress (CP) mode has been enabled, the burst and pause duration is increased by a factor of two. When the burst mode is not selected (logic '1') tone bursts of any desired duration may be generated.
b1	TEST	TEST MODE	By enabling the test mode (logic'1'), the IRQ/CP pin will present the delayed steering (inverted) signal from the DTMF receiver. Refer to Figure 9 (b3 waveform) for details concerning the output waveform. DTMF mode must be selected (CRA b1=0) before test mode can be implemented.
b2	S/D	SINGLE /DUAL TONE GENERATION	A logic '0' will allow Dual Tone Multi-Frequency signals to be produced. If single tone generation is enabled (logic '1'), either row or column tones (low group or high group) can be generated depending on the state of b3 in Control Register B.
b3	C/R	COLUMN/ROW TONES	When used in conjunction with b2 (above) the transmitter can be made to generate single row or single column frequencies. A logic '0' will select row frequencies and a logic '1' will select column frequencies.

Table 6 - Control Register B Description

BIT	NAME	STATUS FLAG SET	STATUS FLAG CLEARED	
b0	IRQ	Interrupt has occurred. Bit one (b1) or bit two (b2) is set.	Interrupt is inactive. Cleared after Status Register is read.	
b1	TRANSMIT DATA REGISTER EMPTY (BURST MODE ONLY)	Pause duration has terminated and transmitter is ready for new data.	Cleared after Status Register is read or when in non-burst mode.	
b2	RECEIVE DATA REGISTER FULL	Valid data is in the Receive Data Register.	Cleared after Status Register is read.	
b3	DELAYED STEERING	Set upon the valid detection of the absence of a DTMF signal.	Cleared upon the detection of a valid DTMF signal.	

Table 7 - Status Register Description




Figure 13 - Application Circuit (Single-Ended Input)




Figure 14 - Test Circuit




Figure 15 - MT8880C to 6802 Interface

**EXAMPLE 1:** A software reset must be included at the beginning of all programs to initialize the control registers after power up. The initialization procedure should be implemented 100ms after power up. **Description** Control Data CS RS0 R/W **b3** b2 b1  $\mathbf{b0}$ X X X X 1) Read Status Register 0 1 1 2) Write to Control Register 0 0 0 0 3) Write to Control Register 0 0 0 0 0 0 4) Write to Control Register 0 0 1 0 0 0 5) Write to Control Register 0 0 0 0 0 0 6) Read Status Register 0 X X X X **EXAMPLE 2:** Transmit DTMF tones of 50 ms burst/50 ms pause and Receive DTMF Tones **Description** CS  $R/\overline{W}$ RS0 **b3 b2** b1 b01) Write to Control Register A 0 0 1 1 0 1 1 (tone out, DTMF, IRQ, Select Control Register B) 2) Write to Control Register B 0 0 (burst mode) 3) Write to Transmit Data Register 0 0 0 0 1 1 1 (send a digit 7) -----wait for an interrupt or poll Status Register -----0 1 4) Read the Status Register X X X X -if bit 1 is set, the Tx is ready for the next tone, in which case... Write to Transmit Register 0 1 (send a digit 5) -if bit 2 is set, a DTMF tone has been received, in which case.... Read the Receive Data Register X X X X -if both bits are set... Read the Receive Data Register 0 0 X X X X Write to Transmit Data Register 0 0 0 0 1 0 1 NOTE: IN THE TX BURST MODE, STATUS REGISTER BIT 1 WILL NOT BE SET UNTIL 100 ms ( $\pm 2$  ms) AFTER THE DATA IS WRITTEN TO THE TX DATA REGISTER. IN EXTENDED BURST MODE THIS TIME WILL BE DOUBLED TO 200 ms  $(\pm\,4\,\mathrm{ms})$ .

Figure 16 - Application Hints

#### **Absolute Maximum Ratings\***

	Parameter	Symbol	Min.	Max.	Units
1	Power supply voltage V <sub>DD</sub> -V <sub>SS</sub>	$V_{\mathrm{DD}}$		6	V
2	Voltage on any pin	$V_{\rm I}$	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
3	Current at any pin (Except V <sub>DD and</sub> V <sub>SS</sub> )			10	mA
4	Storage temperature	$T_{ST}$	-65	+150	°C
5	Package power dissipation	$P_{D}$		1000	mW

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

## $\textbf{Recommended Operating Conditions} \underline{\textbf{-}} \ \text{Voltages are with respect to ground (V}_{SS}) \ \text{unless otherwise stated}.$

	Parameter	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	Positive power supply	$V_{DD}$	4.75	5.00	5.25	V	
2	Operating temperature	T <sub>O</sub>	-40		+85	°C	
3	Crystal clock frequency	$f_{CLK}$	3.575965	3.579545	3.583124	MHz	

<sup>‡</sup> Typical figures are at 25 °C and for design aid only: not guaranteed and not subject to production testing.

## DC Electrical Characteristics $^{\dagger}$ - $\rm V_{SS}=0~\rm V.$

		Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	S	Operating supply voltage	$V_{\mathrm{DD}}$	4.75	5.0	5.25	V	
2	S U P	Operating supply current	$I_{\mathrm{DD}}$		7.0	11	mA	
3	Г	Power consumption	P <sub>C</sub>			57.8	mW	
4	I N	High level input voltage (OSC1)	V <sub>IHO</sub>	3.5			V	
5	P U T	Low level input voltage (OSC1)	V <sub>ILO</sub>			1.5	V	
6	S	Steering threshold voltage	V <sub>TSt</sub>	2.2	2.3	2.5	V	V <sub>DD</sub> =5 V
7		Low level output voltage (OSC2)	V <sub>OLO</sub>			0.1	V	No load
8	O U T	High level output voltage (OSC2)	V <sub>OHO</sub>	4.9			V	No load V <sub>DD</sub> =5 V
9	P U T	Output leakage current (IRQ)	$I_{OZ}$		1	10	μΑ	V <sub>OH</sub> =2.4 V
10	S	V <sub>Ref</sub> output voltage	V <sub>Ref</sub>	2.4	2.5	2.6	V	No load, V <sub>DD</sub> =5 V
11		V <sub>Ref</sub> output resistance	R <sub>OR</sub>		1.3		kΩ	
12	D i	Low level input voltage	V <sub>IL</sub>			0.8	V	
13	g i	High level input voltage	V <sub>IH</sub>	2.0			V	
14	t a l	Input leakage current	$I_{IZ}$			10	μА	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>DD</sub>

## DC Electrical Characteristics $^{\dagger}$ - $V_{SS}$ =0 V.

		Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
15	Data	Source current	I <sub>OH</sub>	-1.4	-6.6		mA	V <sub>OH</sub> =2.4 V
16	Bus	Sink current	I <sub>OL</sub>	2.0	4.0		mA	V <sub>OL</sub> =0.4 V
17	ESt and	Source current	I <sub>OH</sub>	-0.5	-3.0		mA	V <sub>OH</sub> =4.6 V
18	St/Gt	Sink current	$I_{OL}$	2	4		mA	V <sub>OL</sub> =0.4 V
19	ĪRQ/ CP	Sink current	$I_{OL}$	4	16		mA	V <sub>OL</sub> =0.4 V

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

#### **Electrical Characteristics**

 $\textbf{Gain Setting Amplifier} \text{ - Voltages are with respect to ground (V}_{SS}) \text{ unless otherwise stated, V}_{SS} = 0V.$ 

	Characteristics	Sym.	Min.	Тур.	Max.	Units	<b>Test Conditions</b>
1	Input leakage current	I <sub>IN</sub>			100	nA	$V_{SS} \le V_{IN} \le V_{DD}$
2	Input resistance	R <sub>IN</sub>	10			$M\Omega$	
3	Input offset voltage	V <sub>OS</sub>			25	mV	
4	Power supply rejection	PSRR	50			dB	1 kHz
5	Common mode rejection	CMRR	40			dB	
6	DC open loop voltage gain	A <sub>VOL</sub>	40			dB	$C_L = 20 p$
7	Unity gain bandwidth	BW	1.0			MHz	$C_L = 20 p$
8	Output voltage swing	V <sub>O</sub>	0.5		V <sub>DD</sub> -0.5	V	$R_L \geq 100~\text{k}\Omega$ to $V_{SS}$
9	Allowable capacitive load (GS)	$C_{L}$			100	pF	PM>40°
10	Allowable resistive load (GS)	$R_{L}$	50			kΩ	$V_O = 4 \text{ Vpp}$
11	Common mode range	V <sub>CM</sub>	1.0		V <sub>DD</sub> -1.0	V	$R_L = 50 \text{ k}\Omega$

Figures are for design aid only: not guaranteed and not subject to production testing.

## MT8880C AC Electrical Characteristics<sup>†</sup>- Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

		Characteristics	Sym	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes*
				-29			dBm	1,2,3,5,6,9
1	R	Valid Input signal levels (each tone of composite		27.5			$mV_{RMS}$	1,2,3,5,6,9
1	X	signal)				+1	dBm	1,2,3,5,6,9
						869	$mV_{RMS}$	1,2,3,5,6,9

<sup>†</sup> Characteristics are over recommended operating conditions (unless otherwise stated) using the test circuit shown in Figure 13.

<sup>‡</sup> Typical figures are at 25 °C, V<sub>DD</sub> =5 V and for design aid only: not guaranteed and not subject to production testing.

Characteristics are over recommended operating conditions unless otherwise stated.

## AC Electrical Characteristics $^{\dagger}$ - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated. f<sub>C</sub>=3.579545 MHz.

		Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes*
1		Positive twist accept				8	dB	2,3,6,9
2		Negative twist accept				8	dB	2,3,6,9
3	_	Freq. deviation accept		±1.5%±2Hz				2,3,5,9
4	R X	Freq. deviation reject		±3.5%				2,3,5
5	1.	Third tone tolerance			-16		dB	2,3,4,5,9,10
6		Noise tolerance			-12		dB	2,3,4,5,7,9,10
7		Dial tone tolerance			22		dB	2,3,4,5,8,9,11

## $\textbf{AC Electrical Characteristics}^{\dagger} \textbf{- Call Progress} \textbf{-} \textbf{Voltages are with respect to ground (V}_{SS}) \textbf{ unless otherwise stated}.$

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Notes*
1	Lower freq. (ACCEPT)	$f_{LA}$		320		Hz	@ -25 dBm
2	Upper freq. (ACCEPT)	$f_{HA}$		510		Hz	@ -25 dBm
3	Lower freq. (REJECT)	$f_{LR}$		290		Hz	@ -25 dBm
4	Upper freq. (REJECT)	$f_{HR}$		540		Hz	@ -25 dBm
5	Call progress tone detect level (total power)		-30			dBm	

## $\textbf{AC Electrical Characteristics}^{\dagger} \text{ - Voltages are with respect to ground (V}_{SS}) \text{ unless otherwise stated}.$

		Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Conditions
1		Tone present detect time	t <sub>DP</sub>	3	11	14	ms	Note 12
2		Tone absent detect time	$t_{DA}$	0.5	4	8.5	ms	Note 12
3		Tone duration accept	t <sub>REC</sub>			40	ms	User adjustable#
4	R	Tone duration reject	t <sub>REC</sub>	20			ms	User adjustable#
5	X	Minimum interdigit pause duration	$t_{ m ID}$			40	ms	User adjustable <sup>#</sup>
6		Maximum tone drop-out duration	$t_{DO}$	20			ms	User adjustable#
7		Delay St to b3	t <sub>PStb3</sub>		13		μs	See figure 9
8		Delay St to RX <sub>0</sub> -RX <sub>3</sub>	t <sub>PStRX</sub>		8		μs	See figure 9
9		Tone burst duration	$t_{BST}$	50		52	ms	DTMF mode
10	Т	Tone pause duration	t <sub>PS</sub>	50		52	ms	DTMF mode
11	X	Tone burst duration (extended)	t <sub>BSTE</sub>	100		104	ms	Call Progress mode
12		Tone pause duration (extended)	t <sub>PSE</sub>	100		104	ms	Call Progress mode

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.
‡ Typical figures are at 25°C, V<sub>DD</sub> = 5 V, and for design aid only: not guaranteed and not subject to production testing.
\* See "Notes" following AC Electrical Characteristics Tables.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated ‡ Typical figures are at 25°C, V<sub>DD</sub> = 5 V, and for design aid only: not guaranteed and not subject to production testing \* See "Notes" AC Electrical Characteristics Tables

## $\textbf{AC Electrical Characteristics}^{\dagger} \text{ - Voltages are with respect to ground (V}_{SS}) \text{ unless otherwise stated}.$

		Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Conditions
13		High group output level	V <sub>HOUT</sub>	-6.1		-2.1	dBm	$R_L$ =10 k $\Omega$
14	T O	Low group output level	V <sub>LOUT</sub>	-8.1		-4.1	dBm	$R_L=10 \text{ k}\Omega$
15	N	Pre-emphasis	$dB_P$	0	2	3	dB	$R_L=10 \text{ k}\Omega$
16	Е О	Output distortion (Single Tone)	THD		-35		dB	25 kHz Bandwidth $R_L$ =10 k $\Omega$
17	U T	Frequency deviation	$f_D$		±0.7	±1.5	%	f <sub>C</sub> =3.579545 MHz
18		Output load resistance	R <sub>LT</sub>	10		50	kΩ	
19		Φ2 cycle period	t <sub>CYC</sub>		250		ns	
20	M P	Φ2 high pulse width	t <sub>CH</sub>		115		ns	
21	U	Φ2 low pulse width	$t_{CL}$		110		ns	
22	I N	Φ2 rise and fall time	$t_{R,}t_{F}$			25	ns	
23	T	Address, $R/\overline{W}$ hold time	t <sub>AH</sub> ,t <sub>RWH</sub>	26			ns	
24	E R	Address, $R/\overline{W}$ setup time (before $\Phi$ 2)	t <sub>AS</sub> ,t <sub>RWS</sub>	23			ns	
25	F A	Data hold time (read)	t <sub>DHR</sub>	22			ns	*
26	C E	Φ2 to valid data delay (read)	t <sub>DDR</sub>			100	ns	200 pF load
27	L	Data setup time (write)	$t_{ m DSW}$	45			ns	
28		Data hold time (write)	$t_{ m DHW}$	10			ns	
29		Input Capacitance (data bus)	C <sub>IN</sub>		5		pF	
30		Output Capacitance (IRQ/CP)	C <sub>OUT</sub>		5		pF	
31	D	Crystal/clock frequency	$f_{C}$	3.5759	3.5795	3.5831	MHz	
32	T M	Clock input rise time	t <sub>LHCL</sub>			110	ns	Ext. clock
33	F	Clock input duty cycle	t <sub>HLCL</sub>			110	ns	Ext. clock
34	C L	Clock input duty cycle	DC <sub>CL</sub>	40	50	60	%	Ext. clock
35	K	Capacitive load (OSC2)	C <sub>LO</sub>			30	pF	

 $\dagger$  Timing is over recommended temperature & power supply voltages.

† Typical figures are at 25°C and for design aid only: not guaranteed and not subject to production testing.

\* The data bus output buffers are no longer sourcing or sinking current by t<sub>DHR</sub>.

\* See Figure 6 regarding guard time adjustment.

NOTES: 1) dBm=decibels above or below a reference power of 1 mW into a 600 ohm load.
2) Digit sequence consists of all 16 DTMF tones.
3) Tone duration=40 ms. Tone pause=40 ms.
4) Nominal DTMF frequencies are used.
5) Both tones in the composite signal have an equal amplitude.
6) The tone pair is deviated by ±1.5%±2 Hz.
7) Bandwidth limited (3 kHz) Gaussian noise.
8) The precise dial tone frequencies are 350 and 440 Hz (±2%).
9) For an error rate of less than 1 in 10,000.
10) Referenced to the lowest amplitude tone in the DTMF signal

- 10) Referenced to the lowest amplitude tone in the DTMF signal.
- 11) Referenced to the rowest ampritude tone in the11) Referenced to the minimum valid accept level.12) For guard time calculation purposes.




Figure 17 -  $\Phi$ 2 Pulse




Figure 18 - MPU Read Cycle





Figure 19 - MPU Write Cycle



Conforms	Note	Ν	NE	ND		е	b	В	E2	E1	Ε	D2	D1	D	Α4	А3	Α2	Α1	A		Symbol	
ō						0.050	0.013	0.026	0.191	0.450	0.485	0.191	0.450	0.485	0.020	0.042	0.062	0.090	0.165	MIN	in inc	Control Di
JEDEC MS	Square	28	7	7	Pin fed	BSC	0.021	0.032	0.219	0.456	0.495	0.219	0.456	0.495	I	0.056	0.083	0.120	0.180	MAX	inches	Dimensions
MS-018AB	are	w			features	1.27	0.33	0.66	4.85	11.43	12.32	4.85	11.43	12.32	0.51	1.07	1.57	2.29	4.19	ΜZ	in milli	Altern. Di
lss. A						BSC	0.53	0.81	5.56	11.58	12.57	5.56	11.58	12.57	I	1.42	2.11	3.05	4.57	MAX	millimetres	Dimensions
Ľ	<u> </u>							<u> </u>		<u> </u>	7			7							<u> </u>	vi


- Notes:

  1. All dimensions and tolerances conform to ANSI Y14.5M-1982
  2. Dimensions D1 and E1 do not include mould protrusions. Allowable mould protrusion is 0.010" per side. Dimensions D1 and E1 and E1 are measured at the parting line, that is D1 and E1 are measured at the extreme material condition at the upper or lower parting line.

  Controlling dimensions in Inches.

  Not To Scale
- 949
- Dimension R required for 120° minimum bend.

	_	-		
APPRD.	DATE	ACN	ISSUE	© Zarlink Semiconductor 2002 All rights reserved.
	15Aug94	5958	1	emiconductor
	10Sep99	5958 207469 212422	2	· 2002 All righ:
	15Aug94 10Sep99 22Mar02	212422	3	ts reserved.
		ZARLINK		
		HP / P	Previous package codes	
GRUUUUZ		28 lead PLCC	Package Outline fo	Package Code QA




Cor	Z		ᠴ	Φ	ဂ	σ	e	一	E	エ	D	Α2	Α1	Α	•	ymbol	
Conforms			0.25	o	0.23	0.33	1.2	0.40	7.40	10.00	12.60	2.25	0.10	2.35	MIN	in r	Contro
tο							27 BS								Nominal  MAX	millimetres	Control Dimensions
JEDEC		Pin	0.75	œ̈	0.32	0.51	C.	1.27	7.60	10.65	13.00	2.35	0.30	2.65	MAX	res	nsions
SM	20	<u>feat</u>															
JEDEC MS-013AC		features	0.010	ó	0.009	0.013	0.C	0.016	0.291	0.394	0.496	0.089	0.004	0.093	MIN	_ 	Altern.
AC Iss.							)50 BS(								Nominal	າ inches	Dimer
; C			0.029	œ̈	0.013	0.020	SC.	0.050	0.299	0.419	0.512	0.092	0.012	0.104	MAX	Š	Dimensions
				_												_	

## Notes:

- The chamfer on the body is optional. If located within the cross—hatched area. it not present, a visual index feature, e.g. a dot, must be
- Controlling dimension are in millimeters.

  Dimension D do not include mould flash,
- Q N 4 D Dimension D do not include mould flash, protrusion or gate burrs. These shall not exceed 0.006" per side. Dimension E1 do not include inter—lead flash or protrusion. These shall not exceed 0.010" per side. Dimension b does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.004"
- total in excess of b dimension.

APPRD.	DATE	ACN	ISSUE	© Zarlink
	7Apr95	6746	_	Semiconducto
	7Apr95   27Feb97   15Jul02	6746 201941 213098	2	© Zarlink Semiconductor 2002 All rights reserved.
	15Jul02	213098	3	ts reserved.
		NARLINK MP	Previous package codes	
		· ·	codes	
GPD00015		(0.300" Body Width)	Package Outline for	Package Code DC



GPD00347

APPRD

DATE

9Jun97

15Jul02


ACN

202562

213107

20 lead

PDIP



Con	z		Θ	ဂ	Ь	e	L	E1	Е	D	Α2	Α1	A	,	Symbol	
forms			o	0.09	0.22	0.	0.55	5.00	7.40	7.90	1.65	0.05	1.70	MN	'n	Contro
to						).65 BS								Nominal	millimetres	Control Dimensions
Conforms to JEDEC MO-150 AG Iss.		Pin	α̈́	0.25	0.38	SC.	0.95	5.60	8.20	8.50	1.85	0.20	2.00	MAX	tres	ensions
M0-	24	features														
-150		ures	ó	0.004	0.009	0.	0.022	0.197	0.291	0.311	0.065	0.002	0.067	≤ Z	_	Altern.
AG I						<u>0.026 BSC</u>								Nomin	n inches	Dim
lss. B			<u>∞</u>	0.010	0.015	BSC.	0.037	0.220	0.32	0.33	0.07	0.008	0.079	Nominal MAX	les	Dimensions
				0	ഗ		7	Õ	ر ک	Š	3	∞	9	<u> </u>		S

418/ED/51481/003 (UK) This drawing supersedes:—

## Notes:

- A visual index feature, e.g. a dot, must be located within the cross—hatched area. Controlling dimension are in millimeters.

- 4 Dimensions D and E1 do not include mould flash or protrusion. Mould flash or protrusion shall not exceed 0.20 mm per side. D and E1 are maximum plastic body size dimensions including mould mismatch. Dimension b does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of b dimension. Dambar intrusion shall not reduce dimension b by more than 0.07 mm.

Ą	D¢		ACN	3		0		
APPRD.	DATE				ISSUE	© Zarlink Semiconductor 2002 All rights reserved.		
	2/1603/	27Fak07	201934 205233 213104		_			
	z/1 ep 9/ 233eb 90 13910z	255200	000	25.6506	2	· 2002 All right		
	100002	15 1.100	213104		3	is reserved.		
			SEMICONDICTOR OF THE PROPERTY	7AR NX	F			
		,	Z T 		Previous package codes			
GT D O O N O O		(0:011111 000) 1110(11)	(53mm Rody Width)	24 lead SSOP	Package Outline for	Package Code DD		



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE