16-bit Proprietary Microcontroller

CMOS

F²MC-16FX MB96340 Series

MB96345/346 MB96F345 *1 MB96F346/F347/F348

DESCRIPTION

MB96340 series is based on Fujitsu's advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new 16FX products. 16FX improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For highest processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 56MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 17.8ns going together with excellent EMI behavior. An on-chip clock modulation circuit significantly reduces emission peaks in the frequency spectrum. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows to select suitable operation frequencies for peripheral resources independent of the CPU speed.

*1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

Note: F²MC is the abbreviation of Fujitsu Flexible Microcontroller

For the information for microcontroller support, see the following web site.

http://edevice.fujitsu.com/micom/en-support/

Copyright©2009 FUJITSU MICROELECTRONICS LIMITED All rights reserved 2009.6



■ FEATURES

Feature	Description
Technology	• 0.18μm CMOS
	• F ² MC-16FX CPU
	 Up to 56 MHz internal, 17.8 ns instruction cycle time
CPU	• Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)
	8-byte instruction execution queue
	 Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available
	 On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop)
	• 3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor).
	 Up to 56 MHz external clock for devices with fast clock input feature
	 32-100 kHz subsystem quartz clock
System clock	 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog
	 Clock source selectable from main- and subclock oscillator (part number suffix "W") and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals.
	Low Power Consumption - 13 operating modes : (different Run, Sleep, Timer modes, Stop mode)
	Clock modulator
On-chip voltage regula- tor	 Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures
Low voltage reset	 Reset is generated when supply voltage is below minimum.
Code Security	Protects ROM content from unintended read-out
Momony Dotah Function	Replaces ROM content
Memory Patch Function	 Can also be used to implement embedded debug support
DMA	Automatic transfer function independent of CPU, can be assigned freely to resources
	Fast Interrupt processing
Interrupts	8 programmable priority levels
	Non-Maskable Interrupt (NMI)
	Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer,
Timers	17-bit Sub clock timer)
	Watchdog Timer

Feature	Description
	Supports CAN protocol version 2.0 part A and B
	ISO16845 certified
	Bit rates up to 1 Mbit/s
	32 message objects
CAN	Each message object has its own identifier mask
	Programmable FIFO mode (concatenation of message objects)
	Maskable interrupt
	Disabled Automatic Retransmission mode for Time Triggered CAN applications
	Programmable loop-back mode for self-test operation
	Full duplex USARTs (SCI/LIN)
	Wide range of baud rate settings using a dedicated reload timer
USART	Special synchronous options for adapting to different synchronous serial protocols
	LIN functionality working either as master or slave LIN device
120	Up to 400 kbps
l ² C	 Master and Slave functionality, 8-bit and 10-bit addressing
	• SAR-type
	10-bit resolution
A/D converter	 Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer
A/D Converter Refer- ence Voltage switch	2 independent positive A/D converter reference voltages available
	16-bit wide
Reload Timers	• Prescaler with 1/2 ¹ , 1/2 ² , 1/2 ³ , 1/2 ⁴ , 1/2 ⁵ , 1/2 ⁶ of peripheral clock frequency
	Event count function
Free Running Timers	 Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁷,1/2⁸ of peripheral clock frequency
	16-bit wide
Input Capture Units	 Signals an interrupt upon external event
	Rising edge, falling edge or rising & falling edge sensitive
	16-bit wide
Output Compare Units	 Signals an interrupt when a match with 16-bit I/O Timer occurs
	 A pair of compare registers can be used to generate an output signal.

Feature		Description
	•	16-bit down counter, cycle and duty setting registers
	•	Interrupt at trigger, counter borrow and/or duty match
Programmable Pulse	•	PWM operation and one-shot operation
Generator	•	Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer overflow as clock input
	•	Can be triggered by software or reload timer
	•	Can be clocked either from sub oscillator (devices with part number suffix "W"), main oscillator or from the RC oscillator
Real Time Clock	•	Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
	•	Read/write accessible second/minute/hour registers
	•	Can signal interrupts every half second/second/minute/hour/day
	•	Internal clock divider and prescaler provide exact 1s clock
	•	Edge sensitive or level sensitive
External Interrupts	•	Interrupt mask and pending bit per channel
	•	Each available CAN channel RX has an external interrupt for wake-up
	•	Selected USART channels SIN have an external interrupt for wake-up
	•	Disabled after reset
Non Maskable Interrupt	•	Once enabled, can not be disabled other than by reset.
Non Maskable Interrupt	•	Level high or level low sensitive
	•	Pin shared with external interrupt 0.
	•	8-bit or 16-bit bidirectional data
	•	Up to 24-bit addresses
	•	6 chip select signals
External bus interface	•	Multiplexed address/data lines
	•	Wait state request
	•	External bus master possible
	•	Timing programmable
	•	Monitors an external voltage and generates an interrupt in case of a voltage lower or higher than the defined thresholds
Alarm comparator	•	Threshold voltages defined externally or generated internally
		Status is readable, interrupts can be masked separately

Feature	Description
	Virtually all external pins can be used as general purpose I/O
	All push-pull outputs (except when used as I2C SDA/SCL line)
	Bit-wise programmable as input/output or peripheral signal
I/O Ports	Bit-wise programmable input enable
	Bit-wise programmable input levels: Automotive / CMOS-Schmitt trigger / TTL (TTI levels not supported by all devices)
	Bit-wise programmable pull-up resistor
	Bit-wise programmable output driving strength for EMI optimization
Packages	100-pin plastic QFP and LQFP
	Supports automatic programming, Embedded Algorithm
	Write/Erase/Erase-Suspend/Resume commands
	A flag indicating completion of the algorithm
	Number of erase cycles: 10,000 times
Flash Memory	Data retention time: 20 years
	Erase can be performed on each sector individually
	Sector protection
	Flash Security feature to protect the content of the Flash
	Low voltage detection during Flash erase


■ PRODUCT LINEUP

Features		MB96V300B	MB96(F)34x		
Product type		Evaluation sample	Flash product: MB96F34x Mask ROM product: MB9634x		
Product options	6				
YS RS			Low voltage reset persistently on / Single clock		
			Low voltage reset can be disabled / Single clock		
YW			Low voltage reset persistently on / Dual clock		
RW			Low voltage reset can be disabled / Dual clock		
TS			indep. 32KB Flash / Low voltage reset persistently on / Single clock		
HS			indep. 32KB Flash / Low voltage reset can be disabled / Single clock		
TW			indep. 32KB Flash / Low voltage reset persistently on / Dual clock		
HW			indep. 32KB Flash / Low voltage reset can be disabled / Dual clock		
FS		NA	64KB Data Flash / Low voltage reset persistently on / Single clock		
DS	DS		64KB Data Flash / Low voltage reset can be disabled / Single clock		
FW DW AS			64KB Data Flash / Low voltage reset persistently on / Dual clock		
			64KB Data Flash / Low voltage reset can be disabled / Dual clock		
			No CAN / Low voltage reset can be disabled / Single clock devices		
CS			No CAN / indep. 32KB Flash / Low voltage reset can be disabled / Single clock		
AW			No CAN / Low voltage reset can be disabled / Dual clock		
CW			No CAN / indep. 32KB Flash / Low voltage reset can be disabled / Dual clock		
Flash/ROM	RAM				
160KB	8KB		MB96345Y ⁺¹ , MB96345R ⁺¹		
224KB [Flash A: 160KB, Data Flash A: 64KB]	8KB	ROM/Flash	MB96F345F ⁻¹ , MB96F345D ⁻¹		
288KB	16KB	memory emulation	MB96F346Y, MB96346Y *1, MB96F346R, MB96346R *1, MB96F346A		
416KB	416KB16KBby external RAM, 92KB internal RAM544KB24KB576KB576KB[Flash A: 544KB, Flash B: 32KB]24KB		MB96F347Y, MB96F347R, MB96F347A		
544KB			MB96F348Y, MB96F348R, MB96F348A		
[Flash A: 544KB,			MB96F348T, MB96F348H, MB96F348C		
Package		BGA416	FPT-100P-M20 FPT-100P-M22		

Features	MB96V300B	MB96(F)34x	
DMA	16 channels	6 channels	
USART	10 channels	7 channels	
I2C	2 channels	2 channels	
A/D Converter	40 channels	24 channels	
A/D Converter Reference Voltage switch	yes	yes (except MB96F345Dyy or MB96F345Fyy)	
16-bit Reload Timer	6 channels + 1 channel (for PPG)	4 channels + 1 channel (for PPG)	
16-bit Free-Running Timer	4 channels	2 channels	
16-bit Output Compare	12 channels	8 channels	
16-bit Input Capture	12 channels	8 channels	
16-bit Programmable Pulse Generator	20 channels	16 channels	
CAN Interface	5 channels MB96(F)34xAyy or MB96(F)34xCyy: no MB96F345Dyy or MB96F345Fyy: 1 channel others: 2 channels		
External Interrupts		16 channels	
Non-Maskable Interrupt		1 channel	
Real Time Clock		1	
I/O Ports	136 80 for part number with suffix "W", 82 for part number with suffix "S"		
Alarm comparator	2 channels	MB96F345Dyy or MB96F345Fyy: no others: 2 channels	
External bus interface	Yes	Yes (multiplexed address/data)	
Chip select	6 signals		
Clock output function	2 channels		
Low voltage reset	Yes		
On-chip RC-oscillator	Yes		


*1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

■ BLOCK DIAGRAM



Block diagram of MB96(F)34x


PIN ASSIGNMENTS



Pin assignment of MB96(F)34x (FPT-100P-M22)

Remark:

MB96(F)34x products are pin-compatible to F²MC-16LX family MB90340 series.



Remark:

MB96(F)34x products are pin-compatible to F²MC-16LX family MB90340 series.

10

■ PIN FUNCTION DESCRIPTION

Pin Function description (1/2)

Pin name	Feature	Description
ADn	External bus	External bus interface (multiplexed mode) address output and data input/output
ADTG	ADC	A/D converter trigger input
ADTG_R	ADC	Relocated A/D converter trigger input
ALARMn	Alarm comparator	Alarm Comparator n input
ALE	External bus	External bus Address Latch Enable output
An	External bus	External bus address output
ANn	ADC	A/D converter channel n input
AVcc	Supply	Analog circuits power supply
AVRH	ADC	A/D converter high reference voltage input
AVRH2	ADC	Alternative A/D converter high reference voltage input
AVRL	ADC	A/D converter low reference voltage input
AVss	Supply	Analog circuits power supply
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock output function	Clock Output function n output
CKOTXn	Clock output function	Clock Output function n inverted output
ECLK	External bus	External bus clock output
CSn	External bus	External bus chip select n output
FRCKn	Free Running Timer	Free Running Timer n input
HAKX	External bus	External bus Hold Acknowledge
HRQ	External bus	External bus Hold Request
INn	ICU	Input Capture Unit n input
INTn	External Interrupt	External Interrupt n input
INTn_R	External Interrupt	Relocated External Interrupt n input
LBX	External bus	External Bus Interface Lower Byte select strobe output
MDn	Core	Input pins for specifying the operating mode.
NMI	External Interrupt	Non-Maskable Interrupt input
NMI_R	External Interrupt	Relocated Non-Maskable Interrupt input
OUTn	OCU	Output Compare Unit n waveform output

Pin Function description (2/2)

Pin name	Feature	Description	
Pxx_n	GPIO	General purpose IO	
PPGn	PPG	Programmable Pulse Generator n output	
RDX	External bus	External bus interface read strobe output	
RDY	External bus	External bus interface external wait state request input	
RSTX	Core	Reset input	
RXn	CAN	CAN interface n RX input	
SCKn	USART	USART n serial clock input/output	
SCKn_R	USART	Relocated USART n serial clock input/output	
SCLn	I2C	I2C interface n clock I/O input/output	
SDAn	I2C	I2C interface n serial data I/O input/output	
SINn	USART	USART n serial data input	
SINn_R	USART	Relocated USART n serial data input	
SOTn	USART	USART n serial data output	
SOTn_R	USART	Relocated USART n serial data output	
TINn	Reload Timer	Reload Timer n event input	
TOTn	Reload Timer	Reload Timer n output	
TTGn	PPG	Programmable Pulse Generator n trigger input	
TXn	CAN	CAN interface n TX output	
UBX	External bus	External Bus Interface Upper Byte select strobe output	
Vcc	Supply	Power supply	
Vss	Supply	Power supply	
WOT	RTC	Real Timer clock output	
WRHX	External bus	External bus High byte write strobe output	
WRLX/WRX	External bus	External bus Low byte / Word write strobe output	
X0	Clock	Oscillator input	
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")	
X1	Clock	Oscillator output	
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")	

■ PIN CIRCUIT TYPE

Pin circuit types

FPT-100P-M20			
Pin no.	Circuit type ^{*1}		
1-10	Н		
11,12	B*2		
11,12	H *3		
13,14	Supply		
15	F		
16,17	Н		
18-21	Ν		
22-29	I		
30	Supply		
31-32	G		
33	Supply		
34 to 41	I		
42	Supply		
43 to 48	I		
49 to 51	С		
52	E		
53 to 54	I		
55 to 62	Н		
63, 64	Supply		
65 to 87	Н		
88,89	Supply		
90, 91	А		
92-100	Н		


FPT-100P-M22			
Pin no.	Circuit type *1		
1-12	Н		
13, 14	B*2		
13, 14	H *3		
15,16	Supply		
17	F		
18,19	Н		
20-23	Ν		
24-31	I		
32	Supply		
33-34	G		
35	Supply		
36 to 43	I		
44	Supply		
45 to 50	I		
51 to 53	С		
54	E		
55 to 56	I		
57 to 64	Н		
65, 66	Supply		
67 to 89	Н		
90, 91	Supply		
92, 93	А		
94 to 100	Н		

*1: Please refer to "■ I/O CIRCUIT TYPE" for details on the I/O circuit types


*2: Devices with suffix "W"

*3: Devices without suffix "W"

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F		Power supply input protection circuit
G		 A/D converter ref+ (AVRH/AVRH2) power supply input pin with protection circuit Flash devices do not have a protection circuit against VCC for pins AVRH/AVRH2 Devices without AVRH reference switch do not have an analog switch for the AVRL pin
Η	Standby control for input shutdown Standby control for input shutdown TTL input	 CMOS level output (programmable loL = 5mA, loH = -5mA and loL = 2mA, loH = -2mA) 2 different CMOS hysteresis inputs with input shutdown function * Automotive input with input shutdown function * Programmable pull-up resistor: 50kΩ approx. * MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported



■ MEMORY MAP

	MB96V300B		MB96(F)34x	
FF:FFFFH DE:0000H	Emulation ROM		USER ROM / External Bus ⁻⁴	
10:0000н	External Bus		External Bus	
0F:Е000н	Boot-ROM		Boot-ROM	
01.2000	Deserved	0 F :0000н	Reserved	
0E:0000н	Reserved		DATA FLASH / Reserved ^{∵₄}	
02:0000 ⊦	External RAM	0C:0000 _H	Reserved	
01:0000н	Internal RAM bank 1	RAMEND1 ^{*2} RAMSTART1 ²	Reserved Internal RAM bank 1 Reserved	RAM availability de- pending on the device
00:8000н	ROM/RAM MIRROR		ROM/RAM MIRROR	
	Internal RAM	RAMSTART0 ⁻²	Internal RAM bank 0	
	bank 0		Reserved	External Bus end
RAMSTART0 ⁻³			External Bus	address*2
00:0С00н	External Bus			
00:0 380 н	Peripherals		Peripherals	
00:0180н	GPR ^{*1}		GPR ^{∗1}	
00:0100н	DMA		DMA	
00:00F0н	External Bus		External Bus	
00:000н	Peripheral		Peripheral	
*1: Unused G	PR banks can be used	as RAM area		

*2: For External Bus end address and RAMSTART/END addresses, please refer to the table on the next page.

*3: For EVA device, RAMSTART0 depends on the configuration of the emulated device.

*4: For details about USER ROM area or DATA FLASH area, see the ■ USER ROM MEMORY MAP FOR FLASH DEVICES and ■ USER ROM MEMORY MAP FOR MASK ROM DEVICES on the following pages. The External Bus area and DMA area are only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

■ RAMSTART/END AND EXTERNAL BUS END ADDRESSES

Devices	Bank 0 RAM size	Bank 1 RAM size	External Bus end address	RAMSTART0	RAMSTART1	RAMEND1
MB96(F)345	8KByte	-	00:21FFн	00:6240н	-	-
MB96(F)346, MB96F347	16KByte	-	00:21FFн	00:4240н	-	-
MB96F348	24KByte	-	00:21FFн	00:2240н	-	-

■ USER ROM MEMORY MAP FOR FLASH DEVICES

		MB96F345D MB96F345F	
Alternative mode CPU address	Flash memory mode address	Flash size 160kByte +64KByte Data Flash	
FF:FFFF	3F:FFFFH	S39 - 64K	
FF:0000H FE:FFFFH	3F:0000н 3E:FFFFн	C20 C4K	Flash A
FE:0000H	3Е:0000н	S38 - 64K	
FD:FFFFH	3D:FFFFH		
FD:0000H	3D:0000H		
FC:FFFFH	3C:FFFFн		
FC:0000H FB:FFFFH	3C:0000н 3B:FFFFн		
FB:0000H	3B:0000H		
FA:FFFFH	3A:FFFFH		
FA:0000H	3А:0000н		
F9:FFFF	39:FFFFн		
F9:0000н F8:FFFFн	39:0000н 38:FFFFн		
F8:0000H	38:0000H		
F7:FFFFH	37:FFFFH		
F7:0000H	37:0000н		
F6:FFFF	36:FFFFн		
F6:0000H	36:0000H	 External bus 	
F5:FFFFн F5:0000н	35:FFFFн 35:0000н		
F4:FFFFH	34:FFFFH		
F4:0000H	34:0000H		
F3:FFFF	33:FFFFH		
F3:0000H	33:0000H		
F2:FFFFн F2:0000н	32:FFFFн 32:0000н		
F1:FFFFH	31:FFFFH		
F1:0000H	31:0000		
F0:FFFFH	30:FFFFн		
F0:0000н E0:FFFFн	30:0000н		
LU.IIIIH			
E0:0000H			
DF:FFFF DF:8000⊦		Reserved	
DF:7FFFH	1F:7FFFH		
DF:6000H	1F:6000H	SA3 - 8K	
DF:5FFFH	1F:5FFFH	SA2 - 8K	
DF:4000H	1F:4000H		Flash A
DF:3FFFH DF:2000H	1F:3FFFн 1F:2000н	SA1 - 8K	
DF:1FFFH	1F:1FFFH	SA0 - 8K *1	
DF:0000H	1F:0000н	SAU - OK	
DE:FFFFH		Reserved	
DE:0000H			
0E:FFFFн	(0E:FFFF _H)	SDA0-256 *2	Data Flash A
0E:FF00H	(0E:FF00H)		
0E:FEFFн 0E:0000н		Reserved	
0D:FFFFH	(0F:FFFF _H)	SDA4-16K	
0D:C000H	(0F:C000H)		
0D:BFFFH	(OF:BFFFH)	SDA3-16K	
0D:8000н 0D:7FFFн	(0F:8000н) (0F:7FFFн)		Data Flash A
0D:7FFFH 0D:4000H	(0F:4000н)	SDA2-16K	
0D:3FFFH	(0F:3FFFH)	SDA1-16K	
0D:0000H	(0F:0000н)	SDAT-TOR	
0C:FFFFH		Reserved	
0С:000н			

		MB96F346Y MB96F346R MB96F346A	MB96F347Y MB96F347R MB96F347A	
Alternative mode CPU address	Flash memory mode address	Flash size 288kByte	Flash size 416kByte	
FF:FFFF	3F:FFFFH	S39 - 64K	S39 - 64K	
FF:0000H FE:FFFFH	3F:0000н 3E:FFFFн	000 0416		
FE:0000H	3Е:0000н	S38 - 64K	S38 - 64K	
FD:FFFFH	3D:FFFFH	S37 - 64K	S37 - 64K	
FD:0000H	3D:0000H			Flash A
FC:FFFFH FC:0000H	3C:FFFFн 3C:0000н	S36 - 64K	S36 - 64K	
FB:FFFFH	3B:FFFFH		0.05 0.414	
FB:0000H	3B:0000H		S35 - 64K	
FA:FFFFh	3A:FFFFh		S34 - 64K	
FA:0000H	3A:0000н		004 - 0413	
F9:FFFFH	39:FFFFн	I Ī		
F9:0000H	39:000H			
F8:FFFFH	38:FFFFн 38:0000н			
F8:0000н F7:FFFFн	37:FFFFH			
F7:0000H	37:0000H			
F6:FFFFH	36:FFFFH			
F6:0000H	36:0000H			
F5:FFFFH	35:FFFFH	-1 1-		
F5:0000H	35:0000н	External bus		
F4:FFFF	34:FFFFh			
F4:0000H	34:0000н		External bus	
F3:FFFF	33:FFFFH		External bao	
F3:0000H	33:0000H			
F2:FFFFH	32:FFFFH			
F2:0000н F1:FFFFн	32:0000н 31:FFFFн			
F1:0000H	31:0000H			
F0:FFFFH	30:FFFFH		—	
F0:0000H	30:0000H			
E0:FFFFH				
E0:0000н DF:FFFFн				
		Reserved	Reserved	
DF:8000H				_
DF:7FFFH	1F:7FFFH	SA3 - 8K	SA3 - 8K	
DF:6000H DF:5FFFH	1F:6000н 1F:5FFFн			
DF:5FFFH DF:4000H	1F:4000н	SA2 - 8K	SA2 - 8K	-
DF:3FFFH	1F:3FFFH	SA1 - 8K	SA1 - 8K	Flash A
DF:2000H	1F:2000H	SAT-8K	SAT - OK	
DF:1FFFH	1F:1FFFH	SA0 - 8K *1	SA0 - 8K *1	
DF:0000H	1F:0000н	SAU-ON	SAU-ON '	
DE:FFFFH		Record	Beconvod	
DE:0000H		Reserved	Reserved	

		MB96F348Y MB96F348R MB96F348A	MB96F348T MB96F348H MB96F348C	
Alternative mode CPU address	Flash memory mode address	Flash size 544kByte	Flash size 576kByte	
FF:FFFFн FF:0000н	3F:FFFFн 3F:0000н	S39 - 64K	S39 - 64K	
FE:FFFF	3E:FFFFн	S38 - 64K	S38 - 64K	
FE:0000н FD:FFFFн	3E:0000н 3D:FFFFн	S37 - 64K	S37 - 64K	
FD:0000H FC:FFFFH	3D:0000н 3C:FFFFн	S36 - 64K	S36 - 64K	
FC:0000H	3C:0000H			Flash A
FB:FFFFн FB:0000н	3B:FFFFн 3B:0000н	S35 - 64K	S35 - 64K	
FA:FFFFн FA:0000н	3A:FFFFн 3A:0000н	S34 - 64K	S34 - 64K	
F9:FFFF	39:FFFF	S33 - 64K	S33 - 64K	
F9:0000н F8:FFFFн	39:0000н 38:FFFFн	S32 - 64K	S32 - 64K	
F8:0000H	38:0000н	332 - 04M	332 - 04N	
F7:FFFFн F7:0000н	37:FFFFн 37:0000н			
F6:FFFFн F6:0000н	36:FFFFн 36:0000н			
F5:FFFF	35:FFFF			
F5:0000н F4:FFFFн	35:0000н 34:FFFFн	-	_	
F4:0000H	34:0000н			
F3:FFFFн F3:0000н	33:FFFFн 33:0000н	External bus	External bus	
F2:FFFFн F2:0000н	32:FFFFн 32:000н			
F1:FFFF	32:0000н 31:FFFFн			
F1:0000н F0:FFFFн	31:0000н 30:FFFFн			
F0:0000H E0:FFFFH	30:0000н			
Е0:000н				
DF:FFFFн DF:8000н		Reserved	Reserved	
DF:7FFFн DF:6000н	1F:7FFFн 1F:6000н	SA3 - 8K	SA3 - 8K	
DF:5FFFH	1F:5FFFH	SA2 - 8K	SA2 - 8K	
DF:4000н DF:3FFFн	1F:4000н 1F:3FFFн	SA1 - 8K	SA1 - 8K	Flash A
DF:2000H	1F:2000H			
DF:1FFFн DF:0000н	1F:1FFFн 1F:0000н	SA0 - 8K *1	SA0 - 8K *1	
DE:FFFF _H			Reserved	
DE:8000H				
DE:7FFFн DE:6000н	1E:7FFFн 1E:6000н		SB3 - 8K	
DE:5FFFH	1E:5FFFH	Reserved	SB2 - 8K	
DE:4000н DE:3FFFн	1E:4000н 1E:3FFFн		SB1 - 8K	Flash B
DE:2000H	1E:2000H			
DE:1FFFн DE:0000н	1E:1FFFн 1E:0000н		SB0 - 8K *2	
DE:0000H 1: Sector SA0 c	1E:0000⊦ ontains the ROM	•	A at CPU address DF:00 B at CPU address DE:00	

	MB96345	MB96346
CPU address	ROM size 160kByte	ROM size 288kByte
FF:FFFFH FF:0000H		
FE:FFFH	128K ROM	
FE:0000H FD:FFFFH		 256K ROM
- Б.:0000н 	Reserved	
FC:0000н FB:FFFFн		
	External bus	External bus
E0:0000н DF:FFFFн		
DF:8000H	Reserved	Reserved
DF:7FFFH	32K ROM	32K ROM
DF:0080н		
DF:007Fн DF:0000н	ROM configuration block RCB	ROM configuration block RCB
DE:FFFFH	Reserved	Reserved
DE:0000H		

■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD[2:0] = 010, Serial Communication mode)

	MB96F34x					
Pin number	Pin number	USART Number	Normal function			
LQFP-100	QFP-100					
57	59		SIN0			
58	60	USART0	SOT0			
59	61		SCK0			
60	62		SIN1			
61	63	USART1	SOT1			
62	64		SCK1			
22	24		SIN2			
23	25	USART2	SOT2			
24	26		SCK2			
85	87		SIN3			
86	88	USART3	SOT3			
87	89		SCK3			

Note: If a Flash programmer and its software needs to use a handshaking pin, Fujitsu suggests to the tool vendor to support at least port P00_1 on pin 76/78.

If handshaking is used by the tool but P00_1 is not available in customer's application, Fujitsu suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.

■ I/O MAP

I/O map MB96(F)34x (1/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00000н	I/O Port P00 - Port Data Register	PDR00		R/W
000001н	I/O Port P01 - Port Data Register	PDR01		R/W
000002н	I/O Port P02 - Port Data Register	PDR02		R/W
000003н	I/O Port P03 - Port Data Register	PDR03		R/W
000004н	I/O Port P04 - Port Data Register	PDR04		R/W
000005н	I/O Port P05 - Port Data Register	PDR05		R/W
000006н	I/O Port P06 - Port Data Register	PDR06		R/W
000007н	I/O Port P07 - Port Data Register	PDR07		R/W
00008н	I/O Port P08 - Port Data Register	PDR08		R/W
000009н	I/O Port P09 - Port Data Register	PDR09		R/W
00000Ан	I/O Port P10 - Port Data Register	PDR10		R/W
00000Bн- 000017н	Reserved			-
000018н	ADC0 - Control Status register Low	ADCSL	ADCS	R/W
000019 н	ADC0 - Control Status register High	ADCSH		R/W
00001Ан	ADC0 - Data Register Low	ADCRL	ADCR	R
00001Bн	ADC0 - Data Register High	ADCRH		R
00001Cн	ADC0 - Setting Register		ADSR	R/W
00001Dн	ADC0 - Setting Register			R/W
00001Eн	ADC0 - Extended Configuration Register	ADECR		R/W
00001Fн	Reserved			-
000020н	FRT0 - Data register of free-running timer		TCDT0	R/W
000021 н	FRT0 - Data register of free-running timer			R/W
000022н	FRT0 - Control status register of free-running timer Low	TCCSL0	TCCS0	R/W
000023н	FRT0 - Control status register of free-running timer High	TCCSH0		R/W
000024н	FRT1 - Data register of free-running timer		TCDT1	R/W
000025н	FRT1 - Data register of free-running timer			R/W

24

I/O map MB96(F)34x (2/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000026н	FRT1 - Control status register of free-running timer Low	TCCSL1	TCCS1	R/W
000027н	FRT1 - Control status register of free-running timer High	TCCSH1		R/W
000028н	OCU0 - Output Compare Control Status	OCS0		R/W
000029н	OCU1 - Output Compare Control Status	OCS1		R/W
00002Ан	OCU0 - Compare Register		OCCP0	R/W
00002Вн	OCU0 - Compare Register			R/W
00002Сн	OCU1 - Compare Register		OCCP1	R/W
00002Dн	OCU1 - Compare Register			R/W
00002Eн	OCU2 - Output Compare Control Status	OCS2		R/W
00002Fн	OCU3 - Output Compare Control Status	OCS3		R/W
000030н	OCU2 - Compare Register		OCCP2	R/W
000031н	OCU2 - Compare Register			R/W
000032н	OCU3 - Compare Register		OCCP3	R/W
000033н	OCU3 - Compare Register			R/W
000034н	OCU4 - Output Compare Control Status	OCS4		R/W
000035н	OCU5 - Output Compare Control Status	OCS5		R/W
000036н	OCU4 - Compare Register		OCCP4	R/W
000037н	OCU4 - Compare Register			R/W
000038н	OCU5 - Compare Register		OCCP5	R/W
000039н	OCU5 - Compare Register			R/W
00003Ан	OCU6 - Output Compare Control Status	OCS6		R/W
00003Вн	OCU7 - Output Compare Control Status	OCS7		R/W
00003Сн	OCU6 - Compare Register		OCCP6	R/W
00003Dн	OCU6 - Compare Register			R/W
00003Ен	OCU7 - Compare Register		OCCP7	R/W
00003Fн	OCU7 - Compare Register			R/W
000040н	ICU0/ICU1 - Control Status Register	ICS01		R/W
000041н	ICU0/ICU1 - Edge register	ICE01		R/W
000042н	ICU0 - Capture Register Low	IPCPL0	IPCP0	R

I/O map MB96(F)34x (3/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000043н	ICU0 - Capture Register High	IPCPH0		R
000044н	ICU1 - Capture Register Low	IPCPL1	IPCP1	R
000045н	ICU1 - Capture Register High	IPCPH1		R
000046н	ICU2/ICU3 - Control Status Register	ICS23		R/W
000047н	ICU2/ICU3 - Edge register	ICE23		R/W
000048н	ICU2 - Capture Register Low	IPCPL2	IPCP2	R
000049н	ICU2 - Capture Register High	IPCPH2		R
00004Ан	ICU3 - Capture Register Low	IPCPL3	IPCP3	R
00004Вн	ICU3 - Capture Register High	IPCPH3		R
00004Сн	ICU4/ICU5 - Control Status Register	ICS45		R/W
00004Dн	ICU4/ICU5 - Edge register	ICE45		R/W
00004Ен	ICU4 - Capture Register Low	IPCPL4	IPCP4	R
00004F н	ICU4 - Capture Register High	IPCPH4		R
000050н	ICU5 - Capture Register Low	IPCPL5	IPCP5	R
000051н	ICU5 - Capture Register High	IPCPH5		R
000052н	ICU6/ICU7 - Control Status Register	ICS67		R/W
000053н	ICU6/ICU7 - Edge register	ICE67		R/W
000054н	ICU6 - Capture Register Low	IPCPL6	IPCP6	R
000055н	ICU6 - Capture Register High	IPCPH6		R
000056н	ICU7 - Capture Register Low	IPCPL7	IPCP7	R
000057н	ICU7 - Capture Register High	IPCPH7		R
000058н	EXTINT0 - External Interrupt Enable Register	ENIR0		R/W
000059н	EXTINT0 - External Interrupt Interrupt request Register	EIRR0		R/W
00005Ан	EXTINT0 - External Interrupt Level Select Low	ELVRL0	ELVR0	R/W
00005Вн	EXTINT0 - External Interrupt Level Select High	ELVRH0		R/W
00005Сн	EXTINT1 - External Interrupt Enable Register	ENIR1		R/W
00005Dн	EXTINT1 - External Interrupt Interrupt request Register	EIRR1		R/W
00005Ен	EXTINT1 - External Interrupt Level Select Low	ELVRL1	ELVR1	R/W
00005Fн	EXTINT1 - External Interrupt Level Select High	ELVRH1		R/W

26



I/O map MB96(F)34x (4/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000060н	RLT0 - Timer Control Status Register Low	TMCSRL0	TMCSR0	R/W
000061н	RLT0 - Timer Control Status Register High	TMCSRH0		R/W
000062н	RLT0 - Reload Register - for writing		TMRLR0	W
000062н	RLT0 - Reload Register - for reading		TMR0	R
000063н	RLT0 - Reload Register - for writing			W
000063н	RLT0 - Reload Register - for reading			R
000064н	RLT1 - Timer Control Status Register Low	TMCSRL1	TMCSR1	R/W
000065н	RLT1 - Timer Control Status Register High	TMCSRH1		R/W
000066н	RLT1 - Reload Register - for writing		TMRLR1	W
000066н	RLT1 - Reload Register - for reading		TMR1	R
000067н	RLT1 - Reload Register - for writing			W
000067н	RLT1 - Reload Register - for reading			R
000068н	RLT2 - Timer Control Status Register Low	TMCSRL2	TMCSR2	R/W
000069н	RLT2 - Timer Control Status Register High	TMCSRH2		R/W
00006Ан	RLT2 - Reload Register - for writing		TMRLR2	W
00006Ан	RLT2 - Reload Register - for reading		TMR2	R
00006Вн	RLT2 - Reload Register - for writing			W
00006Вн	RLT2 - Reload Register - for reading			R
00006Сн	RLT3 - Timer Control Status Register Low	TMCSRL3	TMCSR3	R/W
00006Dн	RLT3 - Timer Control Status Register High	TMCSRH3		R/W
00006Ен	RLT3 - Reload Register - for writing		TMRLR3	W
00006Ен	RLT3 - Reload Register - for reading		TMR3	R
00006Fн	RLT3 - Reload Register - for writing			W
00006Fн	RLT3 - Reload Register - for reading			R
000070н	RLT6 - Timer Control Status Register Low (dedic. RLT for PPG)	TMCSRL6	TMCSR6	R/W
000071н	RLT6 - Timer Control Status Register High (dedic. RLT for PPG)	TMCSRH6		R/W
000072н	RLT6 - Reload Register (dedic. RLT for PPG) - for writing		TMRLR6	W

I/O map MB96(F)34x (5/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000072н	RLT6 - Reload Register (dedic. RLT for PPG) - for reading		TMR6	R
000073н	RLT6 - Reload Register (dedic. RLT for PPG) - for writing			W
000073н	RLT6 - Reload Register (dedic. RLT for PPG) - for reading			R
000074н	PPG3-PPG0 - General Control register 1 Low	GCN1L0	GCN10	R/W
000075н	PPG3-PPG0 - General Control register 1 High	GCN1H0		R/W
000076н	PPG3-PPG0 - General Control register 2 Low	GCN2L0	GCN20	R/W
000077н	PPG3-PPG0 - General Control register 2 High	GCN2H0		R/W
000078н	PPG0 - Timer register		PTMR0	R
000079н	PPG0 - Timer register			R
00007Ан	PPG0 - Period setting register		PCSR0	W
00007Вн	PPG0 - Period setting register			W
00007Сн	PPG0 - Duty cycle register		PDUT0	W
00007Dн	PPG0 - Duty cycle register			W
00007Ен	PPG0 - Control status register Low	PCNL0	PCN0	R/W
00007Fн	PPG0 - Control status register High	PCNH0		R/W
000080н	PPG1 - Timer register		PTMR1	R
000081н	PPG1 - Timer register			R
000082н	PPG1 - Period setting register		PCSR1	W
000083н	PPG1 - Period setting register			W
000084н	PPG1 - Duty cycle register		PDUT1	W
000085н	PPG1 - Duty cycle register			W
000086н	PPG1 - Control status register Low	PCNL1	PCN1	R/W
000087н	PPG1 - Control status register High	PCNH1		R/W
000088н	PPG2 - Timer register		PTMR2	R
000089н	PPG2 - Timer register			R
00008AH	PPG2 - Period setting register		PCSR2	W
00008Bн	PPG2 - Period setting register			W
00008Сн	PPG2 - Duty cycle register		PDUT2	W

28

I/O map MB96(F)34x (6/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00008Dн	PPG2 - Duty cycle register			W
00008Eн	PPG2 - Control status register Low	PCNL2	PCN2	R/W
00008Fн	PPG2 - Control status register High	PCNH2		R/W
000090н	PPG3 - Timer register		PTMR3	R
000091н	PPG3 - Timer register			R
000092н	PPG3 - Period setting register		PCSR3	W
000093н	PPG3 - Period setting register			W
000094н	PPG3 - Duty cycle register		PDUT3	W
000095н	PPG3 - Duty cycle register			W
000096н	PPG3 - Control status register Low	PCNL3	PCN3	R/W
000097н	PPG3 - Control status register High	PCNH3		R/W
000098н	PPG7-PPG4 - General Control register 1 Low	GCN1L1	GCN11	R/W
000099н	PPG7-PPG4 - General Control register 1 High	GCN1H1		R/W
00009Ан	PPG7-PPG4 - General Control register 2 Low	GCN2L1	GCN21	R/W
00009Вн	PPG7-PPG4 - General Control register 2 High	GCN2H1		R/W
00009Сн	PPG4 - Timer register		PTMR4	R
00009Dн	PPG4 - Timer register			R
00009Ен	PPG4 - Period setting register		PCSR4	W
00009Fн	PPG4 - Period setting register			W
0000А0н	PPG4 - Duty cycle register		PDUT4	W
0000A1 н	PPG4 - Duty cycle register			W
0000А2н	PPG4 - Control status register Low	PCNL4	PCN4	R/W
0000АЗн	PPG4 - Control status register High	PCNH4		R/W
0000А4 н	PPG5 - Timer register		PTMR5	R
0000А5 н	PPG5 - Timer register			R
0000А6 н	PPG5 - Period setting register		PCSR5	W
0000А7 н	PPG5 - Period setting register			W
0000А8н	PPG5 - Duty cycle register		PDUT5	W
0000А9н	PPG5 - Duty cycle register			W
0000ААн	PPG5 - Control status register Low	PCNL5	PCN5	R/W

I/O map MB96(F)34x (7/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000АВн	PPG5 - Control status register High	PCNH5		R/W
0000АСн	I2C0 - Bus Status Register	IBSR0		R
0000ADн	I2C0 - Bus Control Register	IBCR0		R/W
0000AEн	I2C0 - Ten bit Slave address Register Low	ITBAL0	ITBA0	R/W
0000AFн	I2C0 - Ten bit Slave address Register High	ITBAH0		R/W
0000В0н	I2C0 - Ten bit Address mask Register Low	ITMKL0	ITMK0	R/W
0000B1н	I2C0 - Ten bit Address mask Register High	ITMKH0		R/W
0000B2н	I2C0 - Seven bit Slave address Register	ISBA0		R/W
0000ВЗн	I2C0 - Seven bit Address mask Register	ISMK0		R/W
0000B4н	I2C0 - Data Register	IDAR0		R/W
0000B5н	I2C0 - Clock Control Register	ICCR0		R/W
0000B6н	I2C1 - Bus Status Register	IBSR1		R
0000В7 н	I2C1 - Bus Control Register	IBCR1		R/W
0000B8н	I2C1 - Ten bit Slave address Register Low	ITBAL1	ITBA1	R/W
0000В9н	I2C1 - Ten bit Slave address Register High	ITBAH1		R/W
0000ВАн	I2C1 - Ten bit Address mask Register Low	ITMKL1	ITMK1	R/W
0000BBн	I2C1 - Ten bit Address mask Register High	ITMKH1		R/W
0000ВСн	I2C1 - Seven bit Slave address Register	ISBA1		R/W
0000BDн	I2C1 - Seven bit Address mask Register	ISMK1		R/W
0000BEн	I2C1 - Data Register	IDAR1		R/W
0000BFн	I2C1 - Clock Control Register	ICCR1		R/W
0000С0н	USART0 - Serial Mode Register	SMR0		R/W
0000C1н	USART0 - Serial Control Register	SCR0		R/W
0000C2н	USART0 - TX Register	TDR0		W
0000C2н	USART0 - RX Register	RDR0		R
0000СЗн	USART0 - Serial Status	SSR0		R/W
0000C4H	USART0 - Control/Com. Register	ECCR0		R/W
0000С5н	USART0 - Ext. Status Register	ESCR0		R/W
0000С6н	USART0 - Baud Rate Generator Register Low	BGRL0	BGR0	R/W
0000 С7 н	USART0 - Baud Rate Generator Register High	BGRH0		R/W



I/O map MB96(F)34x (8/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000C8H	USART0 - Extended Serial Interrupt Register	ESIR0		R/W
0000С9н	Reserved			-
0000САн	USART1 - Serial Mode Register	SMR1		R/W
0000СВн	USART1 - Serial Control Register	SCR1		R/W
0000ССн	USART1 - TX Register	TDR1		W
0000ССн	USART1 - RX Register	RDR1		R
0000CDн	USART1 - Serial Status	SSR1		R/W
0000CEн	USART1 - Control/Com. Register	ECCR1		R/W
0000CFн	USART1 - Ext. Status Register	ESCR1		R/W
0000D0н	USART1 - Baud Rate Generator Register Low	BGRL1	BGR1	R/W
0000D1н	USART1 - Baud Rate Generator Register High	BGRH1		R/W
0000D2H	USART1 - Extended Serial Interrupt Register	ESIR1		R/W
0000D3н	Reserved			-
0000D4н	USART2 - Serial Mode Register	SMR2		R/W
0000D5н	USART2 - Serial Control Register	SCR2		R/W
0000D6н	USART2 - TX Register	TDR2		W
0000D6н	USART2 - RX Register	RDR2		R
0000D7н	USART2 - Serial Status	SSR2		R/W
0000D8н	USART2 - Control/Com. Register	ECCR2		R/W
0000D9н	USART2 - Ext. Status Register	ESCR2		R/W
0000DAн	USART2 - Baud Rate Generator Register Low	BGRL2	BGR2	R/W
0000DBн	USART2 - Baud Rate Generator Register High	BGRH2		R/W
0000DCн	USART2 - Extended Serial Interrupt Register	ESIR2		R/W
0000DDн	Reserved			-
0000DEн	USART3 - Serial Mode Register	SMR3		R/W
0000DFн	USART3 - Serial Control Register	SCR3		R/W
0000E0н	USART3 - TX Register	TDR3		W
0000E0н	USART3 - RX Register	RDR3		R
0000E1н	USART3 - Serial Status	SSR3		R/W
0000E2н	USART3 - Control/Com. Register	ECCR3		R/W

I/O map MB96(F)34x (9/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000E3н	USART3 - Ext. Status Register	ESCR3		R/W
0000E4H	USART3 - Baud Rate Generator Register Low	BGRL3	BGR3	R/W
0000E5н	USART3 - Baud Rate Generator Register High	BGRH3		R/W
0000E6H	USART3 - Extended Serial Interrupt Register	ESIR3		R/W
0000E7н- 0000EFн	Reserved			-
0000F0н- 0000FFн	External Bus area	EXTBUS0		R/W
000100н	DMA0 - Buffer address pointer low byte	BAPL0		R/W
000101н	DMA0 - Buffer address pointer middle byte	BAPM0		R/W
000102н	DMA0 - Buffer address pointer high byte	BAPH0		R/W
000103н	DMA0 - DMA control register	DMACS0		R/W
000104н	DMA0 - I/O register address pointer low byte	IOAL0	IOA0	R/W
000105н	DMA0 - I/O register address pointer high byte	IOAH0		R/W
000106н	DMA0 - Data counter low byte	DCTL0	DCT0	R/W
000107н	DMA0 - Data counter high byte	DCTH0		R/W
000108н	DMA1 - Buffer address pointer low byte	BAPL1		R/W
000109н	DMA1 - Buffer address pointer middle byte	BAPM1		R/W
00010Ан	DMA1 - Buffer address pointer high byte	BAPH1		R/W
00010Вн	DMA1 - DMA control register	DMACS1		R/W
00010Сн	DMA1 - I/O register address pointer low byte	IOAL1	IOA1	R/W
00010Dн	DMA1 - I/O register address pointer high byte	IOAH1		R/W
00010Eн	DMA1 - Data counter low byte	DCTL1	DCT1	R/W
00010Fн	DMA1 - Data counter high byte	DCTH1		R/W
000110н	DMA2 - Buffer address pointer low byte	BAPL2		R/W
000111н	DMA2 - Buffer address pointer middle byte	BAPM2		R/W
000112н	DMA2 - Buffer address pointer high byte	BAPH2		R/W
000113н	DMA2 - DMA control register	DMACS2		R/W
000114н	DMA2 - I/O register address pointer low byte	IOAL2	IOA2	R/W
000115 н	DMA2 - I/O register address pointer high byte	IOAH2		R/W
000116н	DMA2 - Data counter low byte	DCTL2	DCT2	R/W

32

I/O map MB96(F)34x (10/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000117 н	DMA2 - Data counter high byte	DCTH2		R/W
000118 н	DMA3 - Buffer address pointer low byte	BAPL3		R/W
000119н	DMA3 - Buffer address pointer middle byte	BAPM3		R/W
00011Ан	DMA3 - Buffer address pointer high byte	BAPH3		R/W
00011Bн	DMA3 - DMA control register	DMACS3		R/W
00011Сн	DMA3 - I/O register address pointer low byte	IOAL3	IOA3	R/W
00011Dн	DMA3 - I/O register address pointer high byte	IOAH3		R/W
00011Eн	DMA3 - Data counter low byte	DCTL3	DCT3	R/W
00011Fн	DMA3 - Data counter high byte	DCTH3		R/W
000120н	DMA4 - Buffer address pointer low byte	BAPL4		R/W
000121 н	DMA4 - Buffer address pointer middle byte	BAPM4		R/W
000122н	DMA4 - Buffer address pointer high byte	BAPH4		R/W
000123н	DMA4 - DMA control register	DMACS4		R/W
000124н	DMA4 - I/O register address pointer low byte	IOAL4	IOA4	R/W
000125 н	DMA4 - I/O register address pointer high byte	IOAH4		R/W
000126н	DMA4 - Data counter low byte	DCTL4	DCT4	R/W
000127 н	DMA4 - Data counter high byte	DCTH4		R/W
000128 н	DMA5 - Buffer address pointer low byte	BAPL5		R/W
000129н	DMA5 - Buffer address pointer middle byte	BAPM5		R/W
00012Ан	DMA5 - Buffer address pointer high byte	BAPH5		R/W
00012Вн	DMA5 - DMA control register	DMACS5		R/W
00012Сн	DMA5 - I/O register address pointer low byte	IOAL5	IOA5	R/W
00012Dн	DMA5 - I/O register address pointer high byte	IOAH5		R/W
00012Ен	DMA5 - Data counter low byte	DCTL5	DCT5	R/W
00012Fн	DMA5 - Data counter high byte	DCTH5		R/W
000130н- 00017Fн	Reserved			-
000180н- 00037Fн	CPU - General Purpose registers (RAM access)	GPR_RAM		R/W
000380н	DMA0 - Interrupt select	DISEL0		R/W
000381н	DMA1 - Interrupt select	DISEL1		R/W

I/O map MB96(F)34x (11/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000382н	DMA2 - Interrupt select	DISEL2		R/W
000383н	DMA3 - Interrupt select	DISEL3		R/W
000384н	DMA4 - Interrupt select	DISEL4		R/W
000385н	DMA5 - Interrupt select	DISEL5		R/W
000386н- 00038Fн	Reserved			-
000390н	DMA - Status register low byte	DSRL	DSR	R/W
000391н	DMA - Status register high byte	DSRH		R/W
000392н	DMA - Stop status register low byte	DSSRL	DSSR	R/W
000393н	DMA - Stop status register high byte	DSSRH		R/W
000394н	DMA - Enable register low byte	DERL	DER	R/W
000395н	DMA - Enable register high byte	DERH		R/W
000396н- 00039Fн	Reserved			-
0003А0н	Interrupt level register	ILR	ICR	R/W
0003А1н	Interrupt index register	IDX		R/W
0003А2н	Interrupt vector table base register Low	TBRL	TBR	R/W
0003АЗн	Interrupt vector table base register High	TBRH		R/W
0003А4н	Delayed Interrupt register	DIRR		R/W
0003А5н	Non Maskable Interrupt register	NMI		R/W
0003А6н- 0003АВн	Reserved			-
0003АСн	EDSU communication interrupt selection Low	EDSU2L	EDSU2	R/W
0003ADн	EDSU communication interrupt selection High	EDSU2H		R/W
0003АЕн	ROM mirror control register	ROMM		R/W
0003AFн	EDSU configuration register	EDSU		R/W
0003В0н	Memory patch control/status register ch 0/1		PFCS0	R/W
0003B1н	Memory patch control/status register ch 0/1			R/W
0003В2н	Memory patch control/status register ch 2/3		PFCS1	R/W
0003ВЗн	Memory patch control/status register ch 2/3			R/W
0003B4н	Memory patch control/status register ch 4/5		PFCS2	R/W

34

I/O map MB96(F)34x (12/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003B5н	Memory patch control/status register ch 4/5			R/W
0003В6н	Memory patch control/status register ch 6/7		PFCS3	R/W
0003B7н	Memory patch control/status register ch 6/7			R/W
0003В8н	Memory Patch function - Patch address 0 low	PFAL0		R/W
0003В9н	Memory Patch function - Patch address 0 middle	PFAM0		R/W
0003ВАн	Memory Patch function - Patch address 0 high	PFAH0		R/W
0003BBн	Memory Patch function - Patch address 1 low	PFAL1		R/W
0003ВСн	Memory Patch function - Patch address 1 middle	PFAM1		R/W
0003BDн	Memory Patch function - Patch address 1 high	PFAH1		R/W
0003ВЕн	Memory Patch function - Patch address 2 low	PFAL2		R/W
0003BFн	Memory Patch function - Patch address 2 middle	PFAM2		R/W
0003С0н	Memory Patch function - Patch address 2 high	PFAH2		R/W
0003C1н	Memory Patch function - Patch address 3 low	PFAL3		R/W
0003C2н	Memory Patch function - Patch address 3 middle	PFAM3		R/W
0003С3н	Memory Patch function - Patch address 3 high	PFAH3		R/W
0003C4н	Memory Patch function - Patch address 4 low	PFAL4		R/W
0003С5н	Memory Patch function - Patch address 4 middle	PFAM4		R/W
0003С6н	Memory Patch function - Patch address 4 high	PFAH4		R/W
0003C7н	Memory Patch function - Patch address 5 low	PFAL5		R/W
0003С8н	Memory Patch function - Patch address 5 middle	PFAM5		R/W
0003С9н	Memory Patch function - Patch address 5 high	PFAH5		R/W
0003САн	Memory Patch function - Patch address 6 low	PFAL6		R/W
0003СВн	Memory Patch function - Patch address 6 middle	PFAM6		R/W
0003ССн	Memory Patch function - Patch address 6 high	PFAH6		R/W
0003CDн	Memory Patch function - Patch address 7 low	PFAL7		R/W
0003СЕн	Memory Patch function - Patch address 7 middle	PFAM7		R/W
0003CFн	Memory Patch function - Patch address 7 high	PFAH7		R/W
0003D0н	Memory Patch function - Patch data 0 Low	PFDL0	PFD0	R/W
0003D1н	Memory Patch function - Patch data 0 High	PFDH0		R/W
0003D2н	Memory Patch function - Patch data 1 Low	PFDL1	PFD1	R/W

I/O map MB96(F)34x (13/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003D3н	Memory Patch function - Patch data 1 High	PFDH1		R/W
0003D4н	Memory Patch function - Patch data 2 Low	PFDL2	PFD2	R/W
0003D5н	Memory Patch function - Patch data 2 High	PFDH2		R/W
0003D6н	Memory Patch function - Patch data 3 Low	PFDL3	PFD3	R/W
0003D7н	Memory Patch function - Patch data 3 High	PFDH3		R/W
0003D8н	Memory Patch function - Patch data 4 Low	PFDL4	PFD4	R/W
0003D9н	Memory Patch function - Patch data 4 High	PFDH4		R/W
0003DAн	Memory Patch function - Patch data 5 Low	PFDL5	PFD5	R/W
0003DBн	Memory Patch function - Patch data 5 High	PFDH5		R/W
0003DCн	Memory Patch function - Patch data 6 Low	PFDL6	PFD6	R/W
0003DDн	Memory Patch function - Patch data 6 High	PFDH6		R/W
0003DEн	Memory Patch function - Patch data 7 Low	PFDL7	PFD7	R/W
0003DFн	Memory Patch function - Patch data 7 High	PFDH7		R/W
0003Е0н	Data Flash Control and Status register A	DFCSA		R/W
0003E1 н	Data Flash Write command sequencer Control register A	DFWCA		R/W
0003E2н	Data Flash Write command sequencer Status reg- ister A	DFWSA		R/W
0003E3н- 0003F0н	Reserved			-
0003F1н	Memory Control Status Register A	MCSRA		R/W
0003F2н	Memory Timing Configuration Register A Low	MTCRAL	MTCRA	R/W
0003F3н	Memory Timing Configuration Register A High	MTCRAH		R/W
0003F4н	Reserved			-
0003F5н	Memory Control Status Register B	MCSRB		R/W
0003F6н	Memory Timing Configuration Register B Low	MTCRBL	MTCRB	R/W
0003F7 н	Memory Timing Configuration Register B High	MTCRBH		R/W
0003F8н	Flash Memory Write Control register 0	FMWC0		R/W
0003F9 н	Flash Memory Write Control register 1	FMWC1		R/W
0003FAн	Flash Memory Write Control register 2	FMWC2		R/W
0003FBн	Flash Memory Write Control register 3	FMWC3		R/W

36

I/O map MB96(F)34x (14/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003FCн	Flash Memory Write Control register 4	FMWC4		R/W
0003FDн	Flash Memory Write Control register 5	FMWC5		R/W
0003FEн- 0003FFн	Reserved			-
000400н	Standby Mode control register	SMCR		R/W
000401н	Clock select register	CKSR		R/W
000402н	Clock Stabilization select register	CKSSR		R/W
000403н	Clock monitor register	CKMR		R
000404н	Clock Frequency control register Low	CKFCRL	CKFCR	R/W
000405н	Clock Frequency control register High	CKFCRH		R/W
000406н	PLL Control register Low	PLLCRL	PLLCR	R/W
000407н	PLL Control register High	PLLCRH		R/W
000408н	RC clock timer control register	RCTCR		R/W
000409н	Main clock timer control register	MCTCR		R/W
00040Ан	Sub clock timer control register	SCTCR		R/W
00040Вн	Reset cause and clock status register with clear function	RCCSRC		R
00040Сн	Reset configuration register	RCR		R/W
00040Dн	Reset cause and clock status register	RCCSR		R
00040Е н	Watch dog timer configuration register	WDTC		R/W
00040Fн	Watch dog timer clear pattern register	WDTCP		W
000410н- 000414н	Reserved			-
000415 н	Clock output activation register	COAR		R/W
000416н	Clock output configuration register 0	COCR0		R/W
000417 н	Clock output configuration register 1	COCR1		R/W
000418н	Clock Modulator control register	CMCR		R/W
000419 н	Reserved			-
00041Ан	Clock Modulator Parameter register Low	CMPRL	CMPR	R/W
00041Bн	Clock Modulator Parameter register High	CMPRH		R/W

I/O map MB96(F)34x (15/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00041Сн- 00042Вн	Reserved			-
00042Сн	Voltage Regulator Control register	VRCR		R/W
00042Dн	Clock Input and LVD Control Register	CILCR		R/W
00042Eн- 00042Fн	Reserved			-
000430н	I/O Port P00 - Data Direction Register	DDR00		R/W
000431н	I/O Port P01 - Data Direction Register	DDR01		R/W
000432н	I/O Port P02 - Data Direction Register	DDR02		R/W
000433н	I/O Port P03 - Data Direction Register	DDR03		R/W
000434н	I/O Port P04 - Data Direction Register	DDR04		R/W
000435н	I/O Port P05 - Data Direction Register	DDR05		R/W
000436н	I/O Port P06 - Data Direction Register	DDR06		R/W
000437н	I/O Port P07 - Data Direction Register	DDR07		R/W
000438н	I/O Port P08 - Data Direction Register	DDR08		R/W
000439 н	I/O Port P09 - Data Direction Register	DDR09		R/W
00043Ан	I/O Port P10 - Data Direction Register	DDR10		R/W
00043Bн- 000443н	Reserved			-
000444н	I/O Port P00 - Port Input Enable Register	PIER00		R/W
000445н	I/O Port P01 - Port Input Enable Register	PIER01		R/W
000446н	I/O Port P02 - Port Input Enable Register	PIER02		R/W
000447н	I/O Port P03 - Port Input Enable Register	PIER03		R/W
000448н	I/O Port P04 - Port Input Enable Register	PIER04		R/W
000449 н	I/O Port P05 - Port Input Enable Register	PIER05		R/W
00044Ан	I/O Port P06 - Port Input Enable Register	PIER06		R/W
00044Вн	I/O Port P07 - Port Input Enable Register	PIER07		R/W
00044Cн	I/O Port P08 - Port Input Enable Register	PIER08		R/W
00044Dн	I/O Port P09 - Port Input Enable Register	PIER09		R/W
00044Ен	I/O Port P10 - Port Input Enable Register	PIER10		R/W

I/O map MB96(F)34x (16/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00044Fн- 000457н	Reserved			-
000458 н	I/O Port P00 - Port Input Level Register	PILR00		R/W
000459н	I/O Port P01 - Port Input Level Register	PILR01		R/W
00045Ан	I/O Port P02 - Port Input Level Register	PILR02		R/W
00045Вн	I/O Port P03 - Port Input Level Register	PILR03		R/W
00045Сн	I/O Port P04 - Port Input Level Register	PILR04		R/W
00045Dн	I/O Port P05 - Port Input Level Register	PILR05		R/W
00045Eн	I/O Port P06 - Port Input Level Register	PILR06		R/W
00045F н	I/O Port P07 - Port Input Level Register	PILR07		R/W
000460н	I/O Port P08 - Port Input Level Register	PILR08		R/W
000461 н	I/O Port P09 - Port Input Level Register	PILR09		R/W
000462н	I/O Port P10 - Port Input Level Register	PILR10		R/W
000463н- 00046Вн	Reserved			-
00046Сн	I/O Port P00 - Extended Port Input Level Register	EPILR00		R/W
00046Dн	I/O Port P01 - Extended Port Input Level Register	EPILR01		R/W
00046Eн	I/O Port P02 - Extended Port Input Level Register	EPILR02		R/W
00046Fн	I/O Port P03 - Extended Port Input Level Register	EPILR03		R/W
000470н	I/O Port P04 - Extended Port Input Level Register	EPILR04		R/W
000471 н	I/O Port P05 - Extended Port Input Level Register	EPILR05		R/W
000472н	I/O Port P06 - Extended Port Input Level Register	EPILR06		R/W
000473н	I/O Port P07 - Extended Port Input Level Register	EPILR07		R/W
000474н	I/O Port P08 - Extended Port Input Level Register	EPILR08		R/W
000475н	I/O Port P09 - Extended Port Input Level Register	EPILR09		R/W
000476н	I/O Port P10 - Extended Port Input Level Register	EPILR10		R/W
000477н- 00047Fн	Reserved			-
000480н	I/O Port P00 - Port Output Drive Register	PODR00		R/W
000481 н	I/O Port P01 - Port Output Drive Register	PODR01		R/W
000482н	I/O Port P02 - Port Output Drive Register	PODR02		R/W

I/O map MB96(F)34x (17/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000483н	I/O Port P03 - Port Output Drive Register	PODR03		R/W
000484н	I/O Port P04 - Port Output Drive Register	PODR04		R/W
000485н	I/O Port P05 - Port Output Drive Register	PODR05		R/W
000486н	I/O Port P06 - Port Output Drive Register	PODR06		R/W
000487 н	I/O Port P07 - Port Output Drive Register	PODR07		R/W
000488н	I/O Port P08 - Port Output Drive Register	PODR08		R/W
000489н	I/O Port P09 - Port Output Drive Register	PODR09		R/W
00048Ан	I/O Port P10 - Port Output Drive Register	PODR10		R/W
00048Вн- 00049Вн	Reserved			-
00049Сн	I/O Port P08 - Port High Drive Register	PHDR08		R/W
00049Dн	I/O Port P09 - Port High Drive Register	PHDR09		R/W
00049Ен	I/O Port P10 - Port High Drive Register	PHDR10		R/W
00049Fн- 0004A7н	Reserved			-
0004А8н	I/O Port P00 - Pull-Up resistor Control Register	PUCR00		R/W
0004А9н	I/O Port P01 - Pull-Up resistor Control Register	PUCR01		R/W
0004ААн	I/O Port P02 - Pull-Up resistor Control Register	PUCR02		R/W
0004АВн	I/O Port P03 - Pull-Up resistor Control Register	PUCR03		R/W
0004АСн	I/O Port P04 - Pull-Up resistor Control Register	PUCR04		R/W
0004ADн	I/O Port P05 - Pull-Up resistor Control Register	PUCR05		R/W
0004АЕн	I/O Port P06 - Pull-Up resistor Control Register	PUCR06		R/W
0004AFн	I/O Port P07 - Pull-Up resistor Control Register	PUCR07		R/W
0004В0н	I/O Port P08 - Pull-Up resistor Control Register	PUCR08		R/W
0004B1 н	I/O Port P09 - Pull-Up resistor Control Register	PUCR09		R/W
0004В2н	I/O Port P10 - Pull-Up resistor Control Register	PUCR10		R/W
0004ВЗн- 0004ВВн	Reserved			-
0004ВСн	I/O Port P00 - External Pin State Register	EPSR00		R
0004BDн	I/O Port P01 - External Pin State Register	EPSR01		R
0004BEн	I/O Port P02 - External Pin State Register	EPSR02		R

I/O map MB96(F)34x (18/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004BFн	I/O Port P03 - External Pin State Register	EPSR03		R
0004С0н	I/O Port P04 - External Pin State Register	EPSR04		R
0004C1н	I/O Port P05 - External Pin State Register	EPSR05		R
0004С2н	I/O Port P06 - External Pin State Register	EPSR06		R
0004С3н	I/O Port P07 - External Pin State Register	EPSR07		R
0004C4н	I/O Port P08 - External Pin State Register	EPSR08		R
0004C5н	I/O Port P09 - External Pin State Register	EPSR09		R
0004С6н	I/O Port P10 - External Pin State Register	EPSR10		R
0004C7н- 0004CFн	Reserved			-
0004D0н	ADC analog input enable register 0	ADER0		R/W
0004D1н	ADC analog input enable register 1	ADER1		R/W
0004D2н	ADC analog input enable register 2	ADER2		R/W
0004D3н	ADC analog input enable register 3	ADER3		R/W
0004D4н	ADC analog input enable register 4	ADER4		R/W
0004D5н	Reserved			-
0004D6н	Peripheral Resource Relocation Register 0	PRRR0		R/W
0004D7н	Peripheral Resource Relocation Register 1	PRRR1		R/W
0004D8н	Peripheral Resource Relocation Register 2	PRRR2		R/W
0004D9н	Peripheral Resource Relocation Register 3	PRRR3		R/W
0004DAн	Peripheral Resource Relocation Register 4	PRRR4		R/W
0004DBн	Peripheral Resource Relocation Register 5	PRRR5		R/W
0004DCн	Peripheral Resource Relocation Register 6	PRRR6		R/W
0004DDн	Peripheral Resource Relocation Register 7	PRRR7		R/W
0004DEн	Peripheral Resource Relocation Register 8	PRRR8		R/W
0004DFн	Peripheral Resource Relocation Register 9	PRRR9		R/W
0004E0н	RTC - Sub Second Register L	WTBRL0	WTBR0	R/W
0004E1н	RTC - Sub Second Register M	WTBRH0		R/W
0004E2н	RTC - Sub-Second Register H	WTBR1		R/W
0004E3н	RTC - Second Register	WTSR		R/W

I/O map MB96(F)34x (19/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004E4н	RTC - Minutes	WTMR		R/W
0004E5н	RTC - Hour	WTHR		R/W
0004Е6н	RTC - Timer Control Extended Register	WTCER		R/W
0004E7н	RTC - Clock select register	WTCKSR		R/W
0004E8н	RTC - Timer Control Register Low	WTCRL	WTCR	R/W
0004E9н	RTC - Timer Control Register High	WTCRH		R/W
0004EAн	CAL - Calibration unit Control register	CUCR		R/W
0004EBн	Reserved			-
0004ECн	CAL - Duration Timer Data Register Low	CUTDL	CUTD	R/W
0004EDн	CAL - Duration Timer Data Register High	CUTDH		R/W
0004EEн	CAL - Calibration Timer Register 2 Low	CUTR2L	CUTR2	R
0004EFн	CAL - Calibration Timer Register 2 High	CUTR2H		R
0004F0н	CAL - Calibration Timer Register 1 Low	CUTR1L	CUTR1	R
0004F1н	CAL - Calibration Timer Register 1 High	CUTR1H		R
0004F2н- 0004F9н	Reserved			-
0004FAн	RLT - Timer input select (for Cascading)	TMISR		R/W
0004FBн- 00053Dн	Reserved			-
00053Ен	USART7 - Serial Mode Register	SMR7		R/W
00053Fн	USART7 - Serial Control Register	SCR7		R/W
000540н	USART7 - Serial TX Register	TDR7		W
000540н	USART7 - Serial RX Register	RDR7		R
000541 н	USART7 - Serial Status Register	SSR7		R/W
000542н	USART7 - Ext. Control/Com. Register	ECCR7		R/W
000543н	USART7 - Ext. Status Com. Register	ESCR7		R/W
000544н	USART7 - Baud Rate Generator Register Low	BGRL7	BGR7	R/W
000545 н	USART7 - Baud Rate Generator Register High	BGRH7		R/W
000546н	USART7 - Extended Serial Interrupt Register	ESIR7		R/W
000547 н	Reserved			-
000548н	USART8 - Serial Mode Register	SMR8		R/W

I/O map MB96(F)34x (20/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000549 н	USART8 - Serial Control Register	SCR8		R/W
00054Ан	USART8 - Serial TX Register	TDR8		W
00054Ан	USART8 - Serial RX Register	RDR8		R
00054Вн	USART8 - Serial Status Register	SSR8		R/W
00054Сн	USART8 - Ext. Control/Com. Register	ECCR8		R/W
00054Dн	USART8 - Ext. Status Com. Register	ESCR8		R/W
00054Ен	USART8 - Baud Rate Generator Register Low	BGRL8	BGR8	R/W
00054Fн	USART8 - Baud Rate Generator Register High	BGRH8		R/W
000550н	USART8 - Extended Serial Interrupt Register	ESIR8		R/W
000551 н	Reserved			-
000552н	USART9 - Serial Mode Register	SMR9		R/W
000553н	USART9 - Serial Control Register	SCR9		R/W
000554н	USART9 - Serial TX Register	TDR9		W
000554н	USART9 - Serial RX Register	RDR9		R
000555н	USART9 - Serial Status Register	SSR9		R/W
000556н	USART9 - Ext. Control/Com. Register	ECCR9		R/W
000557н	USART9 - Ext. Status Com. Register	ESCR9		R/W
000558н	USART9 - Baud Rate Generator Register Low	BGRL9	BGR9	R/W
000559н	USART9 - Baud Rate Generator Register High	BGRH9		R/W
00055Ан	USART9 - Extended Serial Interrupt Register	ESIR9		R/W
00055Вн- 00055Fн	Reserved			-
000560н	ALARM0 - Control Status Register	ACSR0		R/W
000561 н	ALARM0 - Extended Control Status Register	AECSR0		R/W
000562н	ALARM1 - Control Status Register	ACSR1		R/W
000563н	ALARM1 - Extended Control Status Register	AECSR1		R/W
000564 н	PPG6 - Timer register		PTMR6	R
000565н	PPG6 - Timer register			R
000566н	PPG6 - Period setting register		PCSR6	W
000567 н	PPG6 - Period setting register			W

I/O map MB96(F)34x (21/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000568н	PPG6 - Duty cycle register		PDUT6	W
000569 н	PPG6 - Duty cycle register			W
00056Ан	PPG6 - Control status register Low	PCNL6	PCN6	R/W
00056Вн	PPG6 - Control status register High	PCNH6		R/W
00056Сн	PPG7 - Timer register		PTMR7	R
00056Dн	PPG7 - Timer register			R
00056Ен	PPG7 - Period setting register		PCSR7	W
00056Fн	PPG7 - Period setting register			W
000570н	PPG7 - Duty cycle register		PDUT7	W
000571 н	PPG7 - Duty cycle register			W
000572н	PPG7 - Control status register Low	PCNL7	PCN7	R/W
000573н	PPG7 - Control status register High	PCNH7		R/W
000574н	PPG11-PPG8 - General Control register 1 Low	GCN1L2	GCN12	R/W
000575н	PPG11-PPG8 - General Control register 1 High	GCN1H2		R/W
000576н	PPG11-PPG8 - General Control register 2 Low	GCN2L2	GCN22	R/W
000577н	PPG11-PPG8 - General Control register 2 High	GCN2H2		R/W
000578 н	PPG8 - Timer register		PTMR8	R
000579 н	PPG8 - Timer register			R
00057Ан	PPG8 - Period setting register		PCSR8	W
00057Bн	PPG8 - Period setting register			W
00057С н	PPG8 - Duty cycle register		PDUT8	W
00057Dн	PPG8 - Duty cycle register			W
00057Е н	PPG8 - Control status register Low	PCNL8	PCN8	R/W
00057Fн	PPG8 - Control status register High	PCNH8		R/W
000580н	PPG9 - Timer register		PTMR9	R
000581 н	PPG9 - Timer register			R
000582н	PPG9 - Period setting register		PCSR9	W
000583н	PPG9 - Period setting register			W
000584н	PPG9 - Duty cycle register		PDUT9	W
000585н	PPG9 - Duty cycle register			W



I/O map MB96(F)34x (22/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000586н	PPG9 - Control status register Low	PCNL9	PCN9	R/W
000587 н	PPG9 - Control status register High	PCNH9		R/W
000588н	PPG10 - Timer register		PTMR10	R
000589н	PPG10 - Timer register			R
00058Ан	PPG10 - Period setting register		PCSR10	W
00058Вн	PPG10 - Period setting register			W
00058Сн	PPG10 - Duty cycle register		PDUT10	W
00058Dн	PPG10 - Duty cycle register			W
00058Eн	PPG10 - Control status register Low	PCNL10	PCN10	R/W
00058Fн	PPG10 - Control status register High	PCNH10		R/W
000590н	PPG11 - Timer register		PTMR11	R
000591 н	PPG11 - Timer register			R
000592н	PPG11 - Period setting register		PCSR11	W
000593н	PPG11 - Period setting register			W
000594н	PPG11 - Duty cycle register		PDUT11	W
000595н	PPG11 - Duty cycle register			W
000596н	PPG11 - Control status register Low	PCNL11	PCN11	R/W
000597 н	PPG11 - Control status register High	PCNH11		R/W
000598н	PPG15-PPG12 - General Control register 1 Low	GCN1L3	GCN13	R/W
000599н	PPG15-PPG12 - General Control register 1 High	GCN1H3		R/W
00059Ан	PPG15-PPG12 - General Control register 2 Low	GCN2L3	GCN23	R/W
00059Вн	PPG15-PPG12 - General Control register 2 High	GCN2H3		R/W
00059Сн	PPG12 - Timer register		PTMR12	R
00059Dн	PPG12 - Timer register			R
00059Eн	PPG12 - Period setting register		PCSR12	W
00059Fн	PPG12 - Period setting register			W
0005A0н	PPG12 - Duty cycle register		PDUT12	W
0005A1 н	PPG12 - Duty cycle register			W
0005A2н	PPG12 - Control status register Low	PCNL12	PCN12	R/W
0005A3н	PPG12 - Control status register High	PCNH12		R/W

I/O map MB96(F)34x (23/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0005A4н	PPG13 - Timer register		PTMR13	R
0005А5н	PPG13 - Timer register			R
0005А6н	PPG13 - Period setting register		PCSR13	W
0005A7 н	PPG13 - Period setting register			W
0005А8н	PPG13 - Duty cycle register		PDUT13	W
0005А9н	PPG13 - Duty cycle register			W
0005ААн	PPG13 - Control status register Low	PCNL13	PCN13	R/W
0005АВн	PPG13 - Control status register High	PCNH13		R/W
0005АСн	PPG14 - Timer register		PTMR14	R
0005ADн	PPG14 - Timer register			R
0005АЕн	PPG14 - Period setting register		PCSR14	W
0005AFн	PPG14 - Period setting register			W
0005В0н	PPG14 - Duty cycle register		PDUT14	W
0005B1н	PPG14 - Duty cycle register			W
0005В2н	PPG14 - Control status register Low	PCNL14	PCN14	R/W
0005ВЗн	PPG14 - Control status register High	PCNH14		R/W
0005B4н	PPG15 - Timer register		PTMR15	R
0005B5н	PPG15 - Timer register			R
0005В6н	PPG15 - Period setting register		PCSR15	W
0005B7н	PPG15 - Period setting register			W
0005B8н	PPG15 - Duty cycle register		PDUT15	W
0005В9н	PPG15 - Duty cycle register			W
0005ВАн	PPG15 - Control status register Low	PCNL15	PCN15	R/W
0005ВВн	PPG15 - Control status register High	PCNH15		R/W
0005BCн- 00065Fн	Reserved			-
000660н	Peripheral Resource Relocation Register 10	PRRR10		R/W
000661 н	Peripheral Resource Relocation Register 11	PRRR11		R/W
000662н	Peripheral Resource Relocation Register 12	PRRR12		R/W
000663н	Peripheral Resource Relocation Register 13	PRRR13		W



I/O map MB96(F)34x (24/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000664н- 0006DFн	Reserved			-
0006Е0н	External Bus - Area configuration register 0 Low	EACL0	EAC0	R/W
0006E1н	External Bus - Area configuration register 0 High	EACH0		R/W
0006E2н	External Bus - Area configuration register 1 Low	EACL1	EAC1	R/W
0006ЕЗн	External Bus - Area configuration register 1 High	EACH1		R/W
0006E4н	External Bus - Area configuration register 2 Low	EACL2	EAC2	R/W
0006E5н	External Bus - Area configuration register 2 High	EACH2		R/W
0006E6н	External Bus - Area configuration register 3 Low	EACL3	EAC3	R/W
0006E7н	External Bus - Area configuration register 3 High	EACH3		R/W
0006E8н	External Bus - Area configuration register 4 Low	EACL4	EAC4	R/W
0006E9н	External Bus - Area configuration register 4 High	EACH4		R/W
0006EAн	External Bus - Area configuration register 5 Low	EACL5	EAC5	R/W
0006EBн	External Bus - Area configuration register 5 High	EACH5		R/W
0006ECн	External Bus - Area select register 2	EAS2		R/W
0006EDH	External Bus - Area select register 3	EAS3		R/W
0006EEн	External Bus - Area select register 4	EAS4		R/W
0006EFн	External Bus - Area select register 5	EAS5		R/W
0006F0н	External Bus - Mode register	EBM		R/W
0006F1н	External Bus - Clock and Function register	EBCF		R/W
0006F2н	External Bus - Address output enable register 0	EBAE0		R/W
0006F3н	External Bus - Address output enable register 1	EBAE1		R/W
0006F4н	External Bus - Address output enable register 2	EBAE2		R/W
0006F5н	External Bus - Control signal register	EBCS		R/W
0006F6н- 0006FFн	Reserved			-
000700н	CAN0 - Control register Low	CTRLRL0	CTRLR0	R/W
000701н	CAN0 - Control register High (reserved)	CTRLRH0		R
000702н	CAN0 - Status register Low	STATRL0	STATR0	R/W
000703н	CAN0 - Status register High (reserved)	STATRH0		R
000704н	CAN0 - Error Counter Low (Transmit)	ERRCNTL0	ERRCNT0	R

I/O map MB96(F)34x (25/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000705н	CAN0 - Error Counter High (Receive)	ERRCNTH0		R
000706н	CAN0 - Bit Timing Register Low	BTRL0	BTR0	R/W
000707н	CAN0 - Bit Timing Register High	BTRH0		R/W
000708н	CAN0 - Interrupt Register Low	INTRL0	INTR0	R
000709н	CAN0 - Interrupt Register High	INTRH0		R
00070Ан	CAN0 - Test Register Low	TESTRL0	TESTR0	R/W
00070Вн	CAN0 - Test Register High (reserved)	TESTRH0		R
00070Сн	CAN0 - BRP Extension register Low	BRPERL0	BRPER0	R/W
00070Dн	CAN0 - BRP Extension register High (reserved)	BRPERH0		R
00070Eн- 00070Fн	Reserved			-
000710н	CAN0 - IF1 Command request register Low	IF1CREQL0	IF1CREQ0	R/W
000711н	CAN0 - IF1 Command request register High	IF1CREQH0		R/W
000712н	CAN0 - IF1 Command Mask register Low	IF1CMSKL0	IF1CMSK0	R/W
000713 н	CAN0 - IF1 Command Mask register High (re- served)	IF1CMSKH0		R
000714н	CAN0 - IF1 Mask 1 Register Low	IF1MSK1L0	IF1MSK10	R/W
000715 н	CAN0 - IF1 Mask 1 Register High	IF1MSK1H0		R/W
000716н	CAN0 - IF1 Mask 2 Register Low	IF1MSK2L0	IF1MSK20	R/W
000717 н	CAN0 - IF1 Mask 2 Register High	IF1MSK2H0		R/W
000718 н	CAN0 - IF1 Arbitration 1 Register Low	IF1ARB1L0	IF1ARB10	R/W
000719 н	CAN0 - IF1 Arbitration 1 Register High	IF1ARB1H0		R/W
00071Ан	CAN0 - IF1 Arbitration 2 Register Low	IF1ARB2L0	IF1ARB20	R/W
00071Вн	CAN0 - IF1 Arbitration 2 Register High	IF1ARB2H0		R/W
00071Сн	CAN0 - IF1 Message Control Register Low	IF1MCTRL0	IF1MCTR0	R/W
00071Dн	CAN0 - IF1 Message Control Register High	IF1MCTRH0		R/W
00071Eн	CAN0 - IF1 Data A1 Low	IF1DTA1L0	IF1DTA10	R/W
00071Fн	CAN0 - IF1 Data A1 High	IF1DTA1H0		R/W
000720н	CAN0 - IF1 Data A2 Low	IF1DTA2L0	IF1DTA20	R/W
000721н	CAN0 - IF1 Data A2 High	IF1DTA2H0		R/W
000722н	CAN0 - IF1 Data B1 Low	IF1DTB1L0	IF1DTB10	R/W

48



I/O map MB96(F)34x (26/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
000723н	CAN0 - IF1 Data B1 High	IF1DTB1H0		R/W	
000724н	CAN0 - IF1 Data B2 Low	IF1DTB2L0	IF1DTB20	R/W	
000725н	CAN0 - IF1 Data B2 High	IF1DTB2H0		R/W	
000726н- 00073Fн	Reserved			-	
000740н	CAN0 - IF2 Command request register Low	IF2CREQL0	IF2CREQ0	R/W	
000741н	CAN0 - IF2 Command request register High	IF2CREQH0		R/W	
000742н	CAN0 - IF2 Command Mask register Low	IF2CMSKL0	IF2CMSK0	R/W	
000743н	CAN0 - IF2 Command Mask register High (re- served)	IF2CMSKH0		R	
000744н	CAN0 - IF2 Mask 1 Register Low	IF2MSK1L0	IF2MSK10	R/W	
000745н	CAN0 - IF2 Mask 1 Register High	IF2MSK1H0		R/W	
000746н	CAN0 - IF2 Mask 2 Register Low	IF2MSK2L0	IF2MSK20	R/W	
000747н	CAN0 - IF2 Mask 2 Register High	IF2MSK2H0		R/W	
000748н	CAN0 - IF2 Arbitration 1 Register Low	IF2ARB1L0	IF2ARB1L0 IF2ARB10		
000749н	CAN0 - IF2 Arbitration 1 Register High	IF2ARB1H0		R/W	
00074Ан	CAN0 - IF2 Arbitration 2 Register Low	IF2ARB2L0	IF2ARB20	R/W	
00074Bн	CAN0 - IF2 Arbitration 2 Register High	IF2ARB2H0		R/W	
00074Сн	CAN0 - IF2 Message Control Register Low	IF2MCTRL0	IF2MCTR0	R/W	
00074Dн	CAN0 - IF2 Message Control Register High	IF2MCTRH0		R/W	
00074E н	CAN0 - IF2 Data A1 Low	IF2DTA1L0	IF2DTA10	R/W	
00074Fн	CAN0 - IF2 Data A1 High	IF2DTA1H0		R/W	
000750н	CAN0 - IF2 Data A2 Low	IF2DTA2L0	IF2DTA20	R/W	
000751 н	CAN0 - IF2 Data A2 High	IF2DTA2H0		R/W	
000752н	CAN0 - IF2 Data B1 Low	IF2DTB1L0	IF2DTB10	R/W	
000753н	CAN0 - IF2 Data B1 High	IF2DTB1H0		R/W	
000754н	CAN0 - IF2 Data B2 Low	IF2DTB2L0	IF2DTB20	R/W	
000755н	CAN0 - IF2 Data B2 High	IF2DTB2H0		R/W	
000756н- 00077Fн	Reserved			-	
000780н	CAN0 - Transmission Request 1 Register Low	TREQR1L0	TREQR10	R	

I/O map MB96(F)34x (27/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000781 н	CAN0 - Transmission Request 1 Register High	TREQR1H0		R
000782н	CAN0 - Transmission Request 2 Register Low	TREQR2L0	TREQR20	R
000783н	CAN0 - Transmission Request 2 Register High	TREQR2H0		R
000784н- 00078Fн	Reserved			-
000790н	CAN0 - New Data 1 Register Low	NEWDT1L0	NEWDT10	R
000791н	CAN0 - New Data 1 Register High	NEWDT1H0		R
000792н	CAN0 - New Data 2 Register Low	NEWDT2L0	NEWDT20	R
000793н	CAN0 - New Data 2 Register High	NEWDT2H0		R
000794н- 00079Fн	Reserved			-
0007А0н	CAN0 - Interrupt Pending 1 Register Low	INTPND1L0	INTPND10	R
0007А1н	CAN0 - Interrupt Pending 1 Register High	INTPND1H0		R
0007А2н	CAN0 - Interrupt Pending 2 Register Low	INTPND2L0	R	
0007АЗн	CAN0 - Interrupt Pending 2 Register High	INTPND2H0		R
0007А4н- 0007АFн	Reserved			-
0007В0н	CAN0 - Message Valid 1 Register Low	MSGVAL1L0	MSGVAL10	R
0007B1н	CAN0 - Message Valid 1 Register High	MSGVAL1H0		R
0007В2н	CAN0 - Message Valid 2 Register Low	MSGVAL2L0	MSGVAL20	R
0007ВЗн	CAN0 - Message Valid 2 Register High	MSGVAL2H0		R
0007B4н- 0007CDн	Reserved			-
0007СЕн	CAN0 - Output enable register	COER0		R/W
0007CFн- 0007FFн	Reserved			-
000800н	CAN1 - Control register Low	CTRLRL1	CTRLR1	R/W
000801 н	CAN1 - Control register High (reserved)	CTRLRH1		R
000802н	CAN1 - Status register Low	STATRL1	STATR1	R/W
000803н	CAN1 - Status register High (reserved)	STATRH1		R
000804н	CAN1 - Error Counter Low (Transmit)	ERRCNTL1	ERRCNT1	R
000805н	CAN1 - Error Counter High (Receive)	ERRCNTH1		R

I/O map MB96(F)34x (28/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000806н	CAN1 - Bit Timing Register Low	BTRL1	BTR1	R/W
000807 н	CAN1 - Bit Timing Register High	BTRH1		R/W
000808н	CAN1 - Interrupt Register Low	INTRL1	INTR1	R
000809н	CAN1 - Interrupt Register High	INTRH1		R
00080Ан	CAN1 - Test Register Low	TESTRL1	TESTR1	R/W
00080Вн	CAN1 - Test Register High (reserved)	TESTRH1		R
00080Сн	CAN1 - BRP Extension register Low	BRPERL1	BRPER1	R/W
00080Dн	CAN1 - BRP Extension register High (reserved)	BRPERH1		R
00080Eн- 00080Fн	Reserved			-
000810н	CAN1 - IF1 Command request register Low	IF1CREQL1	IF1CREQ1	R/W
000811 н	CAN1 - IF1 Command request register High	IF1CREQH1		R/W
000812н	CAN1 - IF1 Command Mask register Low	IF1CMSKL1	IF1CMSK1	R/W
000813 н	CAN1 - IF1 Command Mask register High (re- served)	IF1CMSKH1		R
000814н	CAN1 - IF1 Mask 1 Register Low	IF1MSK1L1	IF1MSK11	R/W
000815 н	CAN1 - IF1 Mask 1 Register High	IF1MSK1H1		R/W
000816н	CAN1 - IF1 Mask 2 Register Low	IF1MSK2L1	IF1MSK21	R/W
000817 н	CAN1 - IF1 Mask 2 Register High	IF1MSK2H1		R/W
000818 н	CAN1 - IF1 Arbitration 1 Register Low	IF1ARB1L1	IF1ARB11	R/W
000819н	CAN1 - IF1 Arbitration 1 Register High	IF1ARB1H1		R/W
00081Ан	CAN1 - IF1 Arbitration 2 Register Low	IF1ARB2L1	IF1ARB21	R/W
00081Bн	CAN1 - IF1 Arbitration 2 Register High	IF1ARB2H1		R/W
00081Сн	CAN1 - IF1 Message Control Register Low	IF1MCTRL1	IF1MCTR1	R/W
00081Dн	CAN1 - IF1 Message Control Register High	IF1MCTRH1		R/W
00081Eн	CAN1 - IF1 Data A1 Low	IF1DTA1L1	IF1DTA11	R/W
00081Fн	CAN1 - IF1 Data A1 High	IF1DTA1H1		R/W
000820н	CAN1 - IF1 Data A2 Low	IF1DTA2L1	IF1DTA21	R/W
000821н	CAN1 - IF1 Data A2 High	IF1DTA2H1		R/W
000822н	CAN1 - IF1 Data B1 Low	IF1DTB1L1	IF1DTB11	R/W
000823н	CAN1 - IF1 Data B1 High	IF1DTB1H1		R/W

I/O map MB96(F)34x (29/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
000824н	CAN1 - IF1 Data B2 Low	IF1DTB2L1	IF1DTB21	R/W	
000825н	CAN1 - IF1 Data B2 High	IF1DTB2H1		R/W	
000826н- 00083Fн	Reserved			-	
000840н	CAN1 - IF2 Command request register Low	IF2CREQL1	IF2CREQ1	R/W	
000841н	CAN1 - IF2 Command request register High	IF2CREQH1		R/W	
000842н	CAN1 - IF2 Command Mask register Low	IF2CMSKL1	IF2CMSK1	R/W	
000843н	CAN1 - IF2 Command Mask register High (re- served)	IF2CMSKH1		R	
000844н	CAN1 - IF2 Mask 1 Register Low	IF2MSK1L1	IF2MSK11	R/W	
000845н	CAN1 - IF2 Mask 1 Register High	IF2MSK1H1		R/W	
000846н	CAN1 - IF2 Mask 2 Register Low	IF2MSK2L1	IF2MSK21	R/W	
000847 н	CAN1 - IF2 Mask 2 Register High	CAN1 - IF2 Mask 2 Register High IF2MSK2H1		R/W	
000848н	CAN1 - IF2 Arbitration 1 Register Low	IF2ARB1L1	R/W		
000849н	CAN1 - IF2 Arbitration 1 Register High	IF2ARB1H1	IF2ARB1H1		
00084Ан	CAN1 - IF2 Arbitration 2 Register Low	IF2ARB2L1	IF2ARB21	R/W	
00084Bн	CAN1 - IF2 Arbitration 2 Register High	IF2ARB2H1		R/W	
00084Сн	CAN1 - IF2 Message Control Register Low	IF2MCTRL1	IF2MCTR1	R/W	
00084Dн	CAN1 - IF2 Message Control Register High	IF2MCTRH1		R/W	
00084Eн	CAN1 - IF2 Data A1 Low	IF2DTA1L1 IF2DTA11		R/W	
00084Fн	CAN1 - IF2 Data A1 High	IF2DTA1H1		R/W	
000850н	CAN1 - IF2 Data A2 Low	IF2DTA2L1	IF2DTA21	R/W	
000851 н	CAN1 - IF2 Data A2 High	IF2DTA2H1		R/W	
000852н	CAN1 - IF2 Data B1 Low	IF2DTB1L1	IF2DTB11	R/W	
000853н	CAN1 - IF2 Data B1 High	IF2DTB1H1		R/W	
000854н	CAN1 - IF2 Data B2 Low	IF2DTB2L1	IF2DTB21	R/W	
000855н	CAN1 - IF2 Data B2 High	IF2DTB2H1		R/W	
000856н- 00087Fн	Reserved			-	
000880н	CAN1 - Transmission Request 1 Register Low	TREQR1L1	TREQR11	R	
000881 н	CAN1 - Transmission Request 1 Register High	TREQR1H1		R	

I/O map MB96(F)34x (30/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000882н	CAN1 - Transmission Request 2 Register Low	TREQR2L1	TREQR21	R
000883н	CAN1 - Transmission Request 2 Register High	TREQR2H1		R
000884н- 00088Fн	Reserved			-
000890н	CAN1 - New Data 1 Register Low	NEWDT1L1	NEWDT11	R
000891 н	CAN1 - New Data 1 Register High	NEWDT1H1		R
000892н	CAN1 - New Data 2 Register Low	NEWDT2L1	NEWDT21	R
000893н	CAN1 - New Data 2 Register High	NEWDT2H1		R
000894н- 00089Fн	Reserved			-
0008А0н	CAN1 - Interrupt Pending 1 Register Low	INTPND1L1	INTPND11	R
0008A1н	CAN1 - Interrupt Pending 1 Register High	INTPND1H1		R
0008А2н	CAN1 - Interrupt Pending 2 Register Low	INTPND2L1	INTPND21	R
0008АЗн	CAN1 - Interrupt Pending 2 Register High	INTPND2H1		R
0008А4н- 0008АFн	Reserved			-
0008В0н	CAN1 - Message Valid 1 Register Low	MSGVAL1L1	MSGVAL11	R
0008B1н	CAN1 - Message Valid 1 Register High	MSGVAL1H1		R
0008B2н	CAN1 - Message Valid 2 Register Low	MSGVAL2L1	MSGVAL21	R
0008ВЗн	CAN1 - Message Valid 2 Register High	MSGVAL2H1		R
0008B4н- 0008CDн	Reserved			-
0008CEн	CAN1 - Output enable register	COER1		R/W
0008CFн- 0009FFн	Reserved			-
000А00н	DMA - IO address block register 0	IOABK0		R/W
000A01 н	DMA - IO address block register 1	IOABK1		R/W
000А02н	DMA - IO address block register 2	IOABK2		R/W
000А03н	DMA - IO address block register 3	IOABK3		R/W
000A04н	DMA - IO address block register 4	IOABK4		R/W
000A05н	DMA - IO address block register 5	IOABK5		R/W

I/O map MB96(F)34x (31/31)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000A06н- 000BFFн	Reserved			-

Note: Any write access to reserved addresses in the I/O map should not be performed. A read access to a reserved address results in reading 'X'.

Registers of resources which are described in this table, but which are not supported by the device, should also be handled as "Reserved".

■ INTERRUPT VECTOR TABLE

Interrupt vector table MB96(F)34x (1/4)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to program	Description
0	3FCH	CALLV0	No	-	
1	3F8н	CALLV1	No	-	
2	3F4н	CALLV2	No	-	
3	3F0н	CALLV3	No	-	
4	ЗЕСн	CALLV4	No	-	
5	3E8н	CALLV5	No	-	
6	3E4н	CALLV6	No	-	
7	3Е0н	CALLV7	No	-	
8	3DCн	RESET	No	-	
9	3D8н	INT9	No	-	
10	3D4н	EXCEPTION	No	-	
11	3D0н	NMI	No	-	Non-Maskable Interrupt
12	3ССн	DLY	No	12	Delayed Interrupt
13	3С8н	RC_TIMER	No	13	RC Timer
14	3С4н	MC_TIMER	No	14	Main Clock Timer
15	3С0н	SC_TIMER	No	15	Sub Clock Timer
16	3ВСн	RESERVED	No	16	Reserved
17	3В8н	EXTINT0	Yes	17	External Interrupt 0
18	3В4н	EXTINT1	Yes	18	External Interrupt 1
19	3В0н	EXTINT2	Yes	19	External Interrupt 2
20	ЗАСн	EXTINT3	Yes	20	External Interrupt 3
21	3А8н	EXTINT4	Yes	21	External Interrupt 4
22	3А4н	EXTINT5	Yes	22	External Interrupt 5
23	3А0н	EXTINT6	Yes	23	External Interrupt 6
24	39Сн	EXTINT7	Yes	24	External Interrupt 7
25	398н	EXTINT8	Yes	25	External Interrupt 8
26	394н	EXTINT9	Yes	26	External Interrupt 9
27	390н	EXTINT10	Yes	27	External Interrupt 10



Interrupt vector table MB96(F)34x (2/4)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to program	Description
28	38Сн	EXTINT11	Yes	28	External Interrupt 11
29	388н	EXTINT12	Yes	29	External Interrupt 12
30	384н	EXTINT13	Yes	30	External Interrupt 13
31	380н	EXTINT14	Yes	31	External Interrupt 14
32	37Сн	EXTINT15	Yes	32	External Interrupt 15
33	378н	CAN0	No	33	CAN Controller 0 (except MB96(F)34xAyy or MB96(F)34xCyy)
34	374н	CAN1	No	34	CAN Controller 1 (except MB96(F)34xAyy, MB96(F)34xCyy, MB96F345Dyy or MB96F345Fyy)
35	370н	PPG0	Yes	35	Programmable Pulse Generator 0
36	36Cн	PPG1	Yes	36	Programmable Pulse Generator 1
37	368н	PPG2	Yes	37	Programmable Pulse Generator 2
38	364н	PPG3	Yes	38	Programmable Pulse Generator 3
39	360н	PPG4	Yes	39	Programmable Pulse Generator 4
40	35Сн	PPG5	Yes	40	Programmable Pulse Generator 5
41	358н	PPG6	Yes	41	Programmable Pulse Generator 6
42	354н	PPG7	Yes	42	Programmable Pulse Generator 7
43	350н	PPG8	Yes	43	Programmable Pulse Generator 8
44	34Сн	PPG9	Yes	44	Programmable Pulse Generator 9
45	348н	PPG10	Yes	45	Programmable Pulse Generator 10
46	344н	PPG11	Yes	46	Programmable Pulse Generator 11
47	340н	PPG12	Yes	47	Programmable Pulse Generator 12
48	33Сн	PPG13	Yes	48	Programmable Pulse Generator 13
49	338н	PPG14	Yes	49	Programmable Pulse Generator 14
50	334н	PPG15	Yes	50	Programmable Pulse Generator 15
51	330н	RLT0	Yes	51	Reload Timer 0
52	32Сн	RLT1	Yes	52	Reload Timer 1
53	328н	RLT2	Yes	53	Reload Timer 2
54	324н	RLT3	Yes	54	Reload Timer 3



Interrupt vector table MB96(F)34x (3/4)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to program	Description
55	320н	PPGRLT	Yes	55	Reload Timer 6 - dedicated for PPG
56	31Cн	ICU0	Yes	56	Input Capture Unit 0
57	318н	ICU1	Yes	57	Input Capture Unit 1
58	314н	ICU2	Yes	58	Input Capture Unit 2
59	310н	ICU3	Yes	59	Input Capture Unit 3
60	30Сн	ICU4	Yes	60	Input Capture Unit 4
61	308н	ICU5	Yes	61	Input Capture Unit 5
62	304н	ICU6	Yes	62	Input Capture Unit 6
63	300н	ICU7	Yes	63	Input Capture Unit 7
64	2FCн	OCU0	Yes	64	Output Compare Unit 0
65	2F8н	OCU1	Yes	65	Output Compare Unit 1
66	2F4н	OCU2	Yes	66	Output Compare Unit 2
67	2F0н	OCU3	Yes	67	Output Compare Unit 3
68	2ECн	OCU4	Yes	68	Output Compare Unit 4
69	2E8н	OCU5	Yes	69	Output Compare Unit 5
70	2E4н	OCU6	Yes	70	Output Compare Unit 6
71	2E0н	OCU7	Yes	71	Output Compare Unit 7
72	2DCн	FRT0	Yes	72	Free Running Timer 0
73	2D8н	FRT1	Yes	73	Free Running Timer 1
74	2D4н	IIC0	Yes	74	I2C interface
75	2D0н	IIC1	Yes	75	I2C interface
76	2CCн	ADC0	Yes	76	A/D Converter
77	2С8н	ALARM0	No	77	Alarm Comparator 0 (except MB96F345Dyy or MB96F345Fyy)
78	2C4н	ALARM1	No	78	Alarm Comparator 1 (except MB96F345Dyy or MB96F345Fyy)
79	2С0н	LINR0	Yes	79	LIN USART 0 RX
80	2ВСн	LINT0	Yes	80	LIN USART 0 TX
81	2В8н	LINR1	Yes	81	LIN USART 1 RX
82	2В4н	LINT1	Yes	82	LIN USART 1 TX

Interrupt vector table MB96(F)34x (4/4)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to program	Description
83	2В0н	LINR2	Yes	83	LIN USART 2 RX
84	2АСн	LINT2	Yes	84	LIN USART 2 TX
85	2А8н	LINR3	Yes	85	LIN USART 3 RX
86	2А4н	LINT3	Yes	86	LIN USART 3 TX
87	2А0н	FLASH_A	No	87	Flash memory A (only Flash devices)
88	29Сн	FLASH_B	No	88	Flash memory B (only MB96F348T/H/C)
89	298н	LINR7	Yes	89	LIN USART 7 RX
90	294н	LINT7	Yes	90	LIN USART 7 TX
91	290н	LINR8	Yes	91	LIN USART 8 RX
92	28Сн	LINT8	Yes	92	LIN USART 8 TX
93	288н	LINR9	Yes	93	LIN USART 9 RX
94	284н	LINT9	Yes	94	LIN USART 9 TX
95	280н	RTC0	No	95	Real Timer Clock
96	27Сн	CAL0	No	96	Clock Calibration Unit
97	278н	DFLASH_A	Yes	97	Data Flash A (only MB96F345Dyy, MB96F345Fyy)

■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- · Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- Stabilization of power supply voltage
- Serial communication
- · Handling of Data Flash

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 k Ω .


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:


1. Single phase external clock

• When using a single phase external clock, X0 pin must be driven and X1 pin left open.



2. Opposite phase external clock

• When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



4. Unused sub clock signal

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

5. Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

6. Power supply pins (Vcc/Vss)

It is required that all V_{cc}-level as well as all V_{ss}-level power supply pins are at the same potential. If there is more than one V_{cc} or V_{ss} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss must be connected to the device from the power supply with lowest possible impedance.

As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 μ F between V_{cc} and V_{ss} as close as possible to V_{cc} and V_{ss} pins.

7. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

8. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (Vcc) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed AVRH or AVcc (turning the analog and digital power supplies simultaneously on or off is acceptable).

9. Pin handling when not using the A/D converter

It is required to connect the unused pins of the A/D converter as AVcc = Vcc, AVss = AVRH = AVRL = Vss.

10. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from 0.2 V to 2.7 V.

11. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

12. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13. Handling of Data Flash

The Data Flash requires different and additional control signals for parallel programming. Please check with your programming equipment maker for support of this interface.

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
Farameter	Symbol	Min	Max	Unit	Reindiks
Power supply voltage	Vcc	Vss - 0.3	Vss + 6.0	V	
Fower supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc ^{*1}
AD Converter voltage references	AVRH, AVRL	Vss - 0.3	Vss + 6 .0	V	$AV_{CC} \ge AVRH$, $AV_{CC} \ge AVRL$, $AVRH > AVRL$, $AVRL \ge AV_{SS}$
Input voltage	Vi	Vss - 0.3	Vss + 6.0	V	Vi≤Vcc + 0.3V *2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	$Vo \leq Vcc + 0.3V^{2}$
Maximum Clamp Current		-4.0	+4.0	mA	Applicable to general purpose I/O pins *3
Total Maximum Clamp Current	Σ Clamp	-	40	mA	Applicable to general purpose I/O pins ^{*3}
"L" level maximum output current	IOL1	-	15	mA	Normal outputs with driving strength set to 5mA
"L" level average output current	OLAV1	-	5	mA	Normal outputs with driving strength set to 5mA
"L" level maximum overall output current	Σlol1	-	100	mA	Normal outputs
"L" level average overall output current	Σ Iolav1	-	50	mA	Normal outputs
"H" level maximum output current	Іон1	-	-15	mA	Normal outputs with driving strength set to 5mA
"H" level average output current	Ιομαν1	-	-5	mA	Normal outputs with driving strength set to 5mA
"H" level maximum overall output current	Σ IOH1	-	-100	mA	Normal outputs
"H" level average overall output current	ΣΙΟΗΑV1	-	-50	mA	Normal outputs
		-	430 ^{*5}	mW	T _A =105°C
Permitted Power dissipation (Flash de-	P⊳	-	750 ^{*5}	mW	T _A =90°C
vices in QFP package) *4		-	540 ^{*5}	mW	T _A =125°C, no Flash program/ erase ^{*6}
		-	375 ^{*₅}	mW	T _A =105°C
Dermitted Dower discipation		-	7 50 ^{*5}	mW	T _A =85°C
Permitted Power dissipation (MB96F346/F347/F348 in LQFP pack- age) ^{*4}	PD	-	470 ^{*5}	mW	T _A =125°C, no Flash program/ erase ^{*6}
		-	560 ^{*5}	mW	T _A =120°C, no Flash program/ erase ^{*6}

Parameter	Symbol	Rating		Unit	Remarks
Faiametei	Symbol	Min	Мах	Unit	rteinidi K5
		-	335*5	mW	T _A =105°C
		-	670 ^{*5}	mW	T _A =85°C
Permitted Power dissipation (MB96F345	_	-	840 ^{*5}	mW	T _A =75°C
in LQFP package) *4	Po	-	420 ^{*5}	mW	$T_{\text{A}}{=}125^{\circ}\text{C},$ no Flash program/ erase $^{^{76}}$
		-	590 ^{*5}	mW	$T_A=115^{\circ}C$, no Flash program/ erase *6
Permitted Power dissipation (Mask ROM	PD	-	350	mW	T _A =105°C
devices) *4	PD	-	360	mW	T _A =125°C ^{*6}
		0	+70		MB96V300B
Operating ambient temperature	TA	-40	+105	°C	
		-40	+125		*6
Storage temperature	Тѕтс	-55	+150	°C	

- *1: AVcc and Vcc must be set to the same voltage. It is required that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc neither when the power is switched on.
- *2: VI and Vo should not exceed Vcc + 0.3 V. VI should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the IcLAMP rating supersedes the VI rating. Input/output voltages of standard ports depend on Vcc.
- *3: Applicable to all general purpose I/O pins (Pnn_m)
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).

• Sample recommended circuits:



*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows: $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \sum (V_{OL} * I_{OL} + V_{OH} * I_{OH})$ (IO load power dissipation, sum is performed on all IO ports)

 $P_{INT} = V_{CC} * (I_{CC} + I_A)$ (internal power dissipation)

 $I_{\rm CC}$ is the total core current consumption into $V_{\rm CC}$ as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator.

 I_{A} is the analog current consumption into $AV_{\text{CC}}.$

- *5: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.
- *6: Please contact Fujitsu for reliability limitations when using under these conditions.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed any of these ratings.

2. Recommended Operating Conditions

Parameter	Parameter Symbol Value Uni		Unit	Remarks		
Falameter	Symbol	Min	Тур	Max	Unit	rteilidi k5
Power supply voltage	Vcc	3.0	-	5.5	V	
Smoothing capacitor at C pin	Cs	3.5	4.7 - 10	15	μF	Use a low inductance capacitor (for example X7R ceramic ca- pacitor)

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



3. DC characteristics

			Condition		Value	•		_
Parameter	Symbol	Pin		Min	Тур	Max	Unit	Remarks
Input H voltage			CMOS Hysteresis 0.8/0.2 input se- lected	0.8 Vcc	-	Vcc + 0.3	V	
			CMOS Hysteresis	0.7 Vcc	-	Vcc + 0.3	V	$V_{CC} \ge 4.5V$
	Vін	Port inputs Pnn_m	0.7/0.3 input se- lected	0.74 Vcc	-	Vcc + 0.3	V	Vcc < 4.5V
			AUTOMOTIVE Hysteresis input selected	0.8 Vcc	-	Vcc + 0.3	V	
			TTL input select- ed	2.0	-	Vcc + 0.3	V	
	Vihxof	X0	External clock in "Fast Clock Input mode"	0.8 Vcc	-	Vcc + 0.3	V	Not available in MB96F34xY/R/AxA
	VIHXOS	X0,X1, X0A,X1A	External clock in "oscillation mode"	2.5	-	Vcc + 0.3	V	
	Vihr	RSTX	-	0.8 Vcc	-	Vcc + 0.3	V	CMOS Hysteresis in- put
	Vінм	MD2-MD0	-	Vcc - 0.3	-	Vcc + 0.3	V	
Input L voltage	Port inputs	CMOS Hysteresis 0.8/0.2 input se- lected	V _{SS} - 0.3	-	0.2 Vcc	V		
		Port inputs	CMOS Hysteresis 0.7/0.3 input se- lected	V _{SS} - 0.3	-	0.3 Vcc	V	
	V⊫	Pnn_m	AUTOMOTIVE	Vss - 0.3	-	0.5 Vcc	V	$V_{CC} \ge 4.5V$
			Hysteresis input selected	Vss - 0.3	-	0.46 Vcc		Vcc < 4.5V
			TTL input select- ed	Vss - 0.3	-	0.8	V	
	VILXOF	X0	External clock in "Fast Clock Input mode"	V _{SS} - 0.3	-	0.2 Vcc	V	Not available in MB96F34xY/R/AxA
	VILXOS	X0,X1, X0A,X1A	External clock in "oscillation mode"	Vss - 0.3	-	0.4	V	
	Vilr	RSTX	-	Vss - 0.3	-	0.2 Vcc	V	CMOS Hysteresis in- put
	VILM	MD2-MD0	-	Vss - 0.3	-	Vss + 0.3	V	

(T_A = -40°C to 125°C, V_cc = AV_cc = 3.0V to 5.5V, V_ss = AV_ss = 0V)

Devementer	Cumbal	Pin	Condition		Value		Unit	Domorko	
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks	
Output H voltage			$4.5V \le Vcc \le 5.5V$						
	N/	Normal	Іон = -2mA	Vcc -			v	Driving strength set	
	Vон2	outputs	$3.0V \le Vcc < 4.5V$	0.5	-	-	V	to 2mA	
			Іон = -1.6mA						
			$4.5V \le Vcc \le 5.5V$						
	Voh5	Normal	Іон = -5m A	Vcc -			v	Driving strength set	
	V OH5	outputs	$3.0V \le Vcc < 4.5V$	0.5	-	-	V	to 5mÅ	
			Іон = -3mA						
			$4.5V \le Vcc \le 5.5V$						
	Vонз	3mA out- puts	Іон = -3mA	Vcc -			V		
	V OH3		$3.0V \le Vcc < 4.5V$	0.5	-	-			
			Іон = -2mA						
Output L voltage			$4.5V \le Vcc \le 5.5V$						
	Vol2	Normal	lo∟ = +2mA		_	0.4	V	Driving strength set	
	V OL2	outputs	$3.0V \le Vcc < 4.5V$	-	-	0.4	v	v	to 2mA
			lo∟ = +1.6mA						
			$4.5V \le Vcc \le 5.5V$						
	Vol5	Normal	lo∟ = +5mA	_	_	0.4	V	Driving strength set	
	V OL5	outputs	$3.0V \le Vcc < 4.5V$		_	0.4	v	to 5mA	
			lo∟ = +3mA						
	Vol3	3mA out-	$3.0V \le Vcc \le 5.5V$	-	-	0.4	v		
	V OLS	puts	lo∟ = +3mA			0.4	v		
Input leak current			Vss < Vı < Vcc					Single port pin	
	Ιıι	Pnn_m	AVss, AVRL < Vi < AVcc, AVRH	-1	-	+1	μA		
	Rup	Pnn_m,	$Vcc=3.3V\pm10\%$	40	100	160	kΩ		
Pull-up resistance	RUP	RSTX	$V\text{cc} = 5.0V \pm 10\%$	25	50	100	kΩ		

Demonster				Value		Demente	
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks
		PLL Run mode with CLKS1/2 = 48MHz,	+25°C	35	44	mA	Flash devices at 0 Flash
		CLKB = CLKP1/2 = 24MHz	+125°C	36	47		wait states
		(CLKRC and CLKSC stopped. Core voltage at	+25°C	17	23	mA	MB96345/346 at 0 ROM
		1.9V)	+125°C	18	25		wait states
		PLL Run mode with CLKS1/2 = CLKB =	+25°C	44	57	mA	MB96F346/F347/F348at
		CLKP1= 56MHz, CLKP2 = 28MHz	+125°C	45	60	11.0 (2 Flash wait states
		(CLKRC and CLKSC	+25°C	25	35	mA	MB96345/346 at 2 ROM
		stopped. Core voltage at 1.9V)	+125°C	26	37	110 (wait states
		PLL Run mode with CLKS1/2 = 72MHz,	+25°C	38	50	50	MB96F346/F347/F348Y/ R/Ayy at 1 Flash wait state
	ICCPLL	CLKB = CLKP1 = 36MHz, CLKP2 = 18MHz				mA	
Power supply current in Run		(CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	39	53		
modes*		PLL Run mode with CLKS1/2 = 80MHz, CLKB = CLKP1 = 40MHz, CLKP2 = 20MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+25°C	TBD	TBD		MB96F345 at 1 Flash wait state
			+125°C	TBD	TBD	mA	
		PLL Run mode with CLKS1/2 = 96MHz,	+25°C	49	62		MB96F348T/H/CyB/C at
		CLKB = CLKP1 = 48MHz, CLKP2 = 24MHz	+125°C	50	65	mA	1 Flash wait state
		(CLKRC and CLKSC	+25°C	26	36		MB96345/346 at 1 ROM
		stopped. Core voltage at 1.9V)	+125°C	27	38	mA	wait state
		Main Run mode with	+25°C	4.5	5.5	mA	Flash devices at 1 Flash wait state
		CLKS1/2 = CLKB = CLKP1/2 = 4MHz	+125°C	5.1	8.5		
	TOOMAIN	(CLKPLL, CLKSC and	+25°C	2.5	3.5	mA	MB96345/346 at 1 ROM
		CLKRC stopped)	+125°C	3.1	5.5		wait state

(T_A = -40°C to 125°C, V_cc = AV_cc = 3.0V to 5.5V, V_ss = AV_ss = 0V)

Parameter	Symbol	Condition (at T _A)			Value		Remarks	
Farameter	Symbol			Тур	Max	Unit	Remarks	
		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 2MHz	+25°C	2.9	4	mA	Flash devices at 1 Flash wait state	
	ССКСН		+125°C	3.5	6.5			
	lockon	(CLKMC, CLKPLL and	+25°C	1.7	2.7	mA	MB96345/346 at 1 ROM	
		CLKSC stopped)	+125°C	2.3	4.7		wait state	
			+25°C	0.4	0.6	mA	MB96F346/F347/F348at	
		RC Run mode with CLKS1/2 = CLKB =	+125°C	0.9	3.5		1 Flash wait state	
	Iccrcl	CLKP1/2 = 100kHz, SMCR:LPMS = 0	+25°C	0.18	0.3	mA	MB96F345 at 1 Flash wait state	
		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.68	3.3			
Power supply			+25°C	0.4	0.6	- mA	MB96345/346 at 1 ROM	
current in Run modes*			+125°C	0.9	2.4		wait state	
modes		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 100kHz, SMCR:LPMS = 1	+25°C	0.15	0.25	mA	Flash devices at 1 Flash wait state	
			+125°C	0.65	3.2			
		(CLKMC, CLKPLL and	+25°C	0.15	0.25			
		CLKSC stopped. Voltage regulator in low power mode, no Flash program- ming/erasing allowed)	+125°C	0.65	2.1	mA	MB96345/346 at 1 ROM wait state	
		Sub Run mode with CLKS1/2 = CLKB =	+25°C	0.1	0.2	mA	Flash devices at 1 Flash	
	Іссѕив	CLKP1/2 = 32kHz	+125°C	0.6	3	IIIA	wait state	
	ICCSUB	(CLKMC, CLKPLL and CLKRC stopped, no Flash	+25°C	0.1	0.2	mA	MB96345/346 at 1 ROM	
		programming/erasing al- lowed)	+125°C	0.6	2		wait state	

				Value		_	
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks
		PLL Sleep mode with	+25°C	9	10.5		Flash devices
		CLKS1/2 = 48MHz, CLKP1/2 = 24MHz	+125°C	9.7	13	- mA	
		(CLKRC and CLKSC stopped. Core voltage at	+25°C	8	9.5	mA	MB96345/346
		1.9V)	+125°C	8.7	11.5		1000000000
		PLL Sleep mode with CLKS1/2 = CLKP1=	+25°C	14	15.5 mA	MB96F346/F347/F348	
		56MHz, $CLKP2 = 28MHz$	+125°C	14.8	18	11.0 (
		(CLKRC and CLKSC stopped. Core voltage at	+25°C	13.5	15	mA	MB96345/346
		1.9V)	+125°C	14.3	17		MB90345/340
		PLL Sleep mode with CLKS1/2 = 72MHz,	+25°C	10.5	12	12	MB96F346/F347/F348Y/ R/Ayy
	ICCSPLL	CLKP1 = 36MHz, CLKP2 = 18MHz				mA	
Power supply current in Sleep		(CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	11.3	14.5		
modes*		PLL Sleep mode with CLKS1/2 = 80MHz, CLKP1 = 40MHz, CLKP2 = 20MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+25°C	TBD	TBD		
						mA	MB96F345
			+125°C	TBD	TBD		
		PLL Sleep mode with CLKS1/2 = 96MHz,	+25°C	15	16.5	mA	MB96F348T/H/CyB/C
		CLKP1= 48MHz, CLKP2 = 24MHz	+125°C	15.8	19		MB90F346T/TI/CyB/C
		(CLKRC and CLKSC	+25°C	14	15.5	mA	MB06345/346
		stopped. Core voltage at 1.9V)	+125°C	14.8	17.5		MB96345/346
		Main Sleep mode with	+25°C	1.5	1.8	mA	
	CCSMAIN	CLKS1/2 = CLKP1/2 = 4MHz	+125°C	2	4.5		Flash devices
	ICCOMAIN	(CLKPLL, CLKSC and	+25°C	1.5	1.8	mA	MB96345/346
		CLKRC stopped)	+125°C	2	3.8		

	• • •				Value		Demails
Parameter	Symbol	Condition (at T _A)	Тур	Max	Unit	Remarks	
		RC Sleep mode with	+25°C	0.9	1.4	mA	Flash devices
	CCSRCH		+125°C	1.5	4.1	IIIA	Flash devices
	ICCSRCH	(CLKMC, CLKPLL and	+25°C	0.9	1.4	mA	MB96345/346
		CLKSC stopped)	+125°C	1.5	3.1		1000000000
			+25°C	0.3	0.5	mA	MB96F346/F347/F348
		RC Sleep mode with CLKS1/2 = CLKP1/2 =	+125°C	0.8	3.4		MB96F346/F347/F348
	Iccsrcl	100kHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode) RC Sleep mode with CLKS1/2 = CLKP1/2 = 100kHz, SMCR:LPMSS = 1	+25°C	0.09	0.2	mA	MB96F345 MB96345/346
			+125°C	0.59	3.1		
Power supply			+25°C	0.3	0.5	mA	
current in Sleep modes*			+125°C	0.8	2.3		
			+25°C	0.06	0.15	mA	Flash devices
			+125°C	0.56	3		
		(CLKMC, CLKPLL and	+25°C	0.06	0.15		
		CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.56	1.9	mA	MB96345/346
		Sub Sleep mode with	+25°C	0.04	0.12	mA	Flash devices
	CCSSUB	CLKS1/2 = CLKP1/2 = 32kHz	+125°C	0.54	2.9		
	ICC220B	(CLKMC, CLKPLL and CLKRC stopped)	+25°C	0.04	0.12	mA	MB96345/346
			+125°C	0.54	1.85		

Description	0				Value		Demente	
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks	
		PLL Timer mode with	+25°C	1.6	2			
		CLKMC = 4MHz, CLKPLL = 48MHz	+125°C	2.1	5	mA	Flash devices	
	ICCIPLL	(CLKRC and CLKSC stopped. Core voltage at	+25°C	1.6	2	mA	MB96345/346	
		1.9V)	+125°C	2.1	4		10090343/340	
			+25°C	0.35	0.5	mA	MB96F346/F347/F348	
		Main Timer mode with CLKMC = 4MHz,	+125°C	0.85	3.3			
		SMCR:LPMSS = 0	+25°C	0.13	0.2	mA	MB96F345	
		(CLKPLL, CLKRC and CLKSC stopped. Voltage	+125°C	0.63	3			
	Icctmain	regulator in high power mode)	+25°C	0.35	0.5	mA	MB96345/346	
			+125°C	0.85	2.3			
		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 1 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in low power mode)	+25°C	0.1	0.15	mA	Flash devices	
Power supply current in Timer			+125°C	0.6	2.9	11.0 (
modes*			+25°C	0.1	0.15		MB96345/346	
			+125°C	0.6	1.9			
			+25°C	0.35	0.5	mA	MB96F346/F347/F348	
		RC Timer mode with CLKRC = 2MHz,	+125°C	0.85	3.3			
		SMCR:LPMSS = 0	+25°C	0.13	0.2	mA	MB96F345	
		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power	+125°C	0.63	3			
	ССТРСН	mode)	+25°C	0.35	0.5	mA	MB96345/346	
	loomon		+125°C	0.85	2.3			
		RC Timer mode with CLKRC = 2MHz,	+25°C	0.1	0.15	mA	Flash devices	
		SMCR:LPMSS = 1	+125°C	0.6	2.9			
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+25°C	0.1	0.15	mA	MB96345/346	
		regulator in low power mode)	+125°C	0.6	1.9			

	• • •			Value			
Parameter	Symbol	Condition (at T _A)	Тур	Max	Unit	Remarks	
			+25°C	0.3	0.45		
		CLKRC = 100kHz, SMCR:LPMSS = 0	+125°C	0.8	3.2	mA	MB96F346/F347/F348
			+25°C	0.08	0.15	mA	MB96F345
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+125°C	0.58	2.95	IIIA	MD90F343
		regulator in high power mode)	+25°C	0.3	0.45	mA	MB96345/346
	ICCIRCE		+125°C	0.8	2.2		1000000000
Power supply current in Timer		RC Timer mode with CLKRC = 100kHz,	+25°C	0.05	0.1	mA	Flash devices
modes*		SMCR:LPMSS = 1	+125°C	0.55	2.85		
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+25°C	0.05	0.1	mA	MB96345/346
		regulator in low power mode)	+125°C	0.55	1.85		101090343/340
	Ісстѕив		+25°C	0.03	0.1	— mA	Flash devices
		Sub Timer mode with CLKSC = 32kHz	+125°C	0.53	2.85		
		(CLKMC, CLKPLL and CLKRC stopped)	+25°C	0.03	0.1	mA	MB96345/346
		,	+125°C	0.53	1.85		
			+25°C	0.02	0.08	mA	Flash devices
		VRCR:LPMB[2:0] = 110 ^B	+125°C	0.52	2.8	11.7 (
		(Core voltage at 1.8V)	+25°C	0.02	0.08	mA	MB96345/346
Power supply current in Stop	Іссн		+125°C	0.52	1.8	11.7 (
Mode	10011		+25°C	0.015	0.06	mA	Flash devices
		$VRCR:LPMB[2:0] = 000_{B}$	+125°C	0.4	2.3	11.7 (
		(Core voltage at 1.2V)	+25°C	0.015	0.06	mA	MB96345/346
			+125°C	0.4	1.4	110 (
				_			MB96F345
Power supply current for active		Low voltage detector en-	-	5	10	μA	Must be added to all current above
Low Voltage de- tector	ICCLVD	abled (RCR:LVDE = 1)	+25°C	90	140		Other devices
			+125°C	100	150	μA	Must be added to all current above

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Condition (at T _A)	Value				Remarks		
Farameter	Symbol			Тур	Max	Unit	Kellia KS		
Power supply current for active Clock modulator	Ісссьомо	Clock modulator enabled (CMCR:PDX = 1)	-	3	4.5	mA	Must be added to all current above		
Flash Write/	ICCFLASH	ICCFLASH Current for one Flash module		15	40	mA	Must be added to all current above		
Erase current	ICCDFLASH	Current for one Data Flash module		10	20	mA	Must be added to all current above		
Input capaci- tance	CIN	-	-	5	15	pF	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss		

 $(T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$


* The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control.


4. AC Characteristics

Source Clock timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Demonster	Course had	Dim		Value		11	Demerle
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks
			3	-	16	MHz	When using a crystal oscillator, PLL off
Clock frequency	fc	X0, X1	0	-	16	MHz	When using an opposite phase external clock, PLL off
			3.5	-	16	MHz	When using a crystal oscillator or oppo- site phase external clock, PLL on
Clock frequency	frci	X0	0	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode" (not available in MB96F34xY/R/AxA), PLL off
Clock frequency	IFCI	70	3.5	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode" (not available in MB96F34xY/R/AxA), PLL on
			32	32.768	100	kHz	When using an oscillation circuit
Clock frequency	fc∟	X0A, X1A	0	-	100	kHz	When using an opposite phase external clock
		X0A	0	-	50	kHz	When using a single phase external clock
	f		50	100	200	kHz	When using slow frequency of RC oscil- lator
Clock frequency	fcr	-	1	2	4	MHz	When using fast frequency of RC oscil- lator
PLL Clock fre- quency	fclkvco	-	64	-	200	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL Phase Jitter	TPSKEW	-	-	-	± 5	ns	For CLKMC (PLL input clock) $\ge 4MHz$
Input clock pulse width	Pwh, Pwl	X0,X1	8	-	-	ns	Duty ratio is about 30% to 70%
Input clock pulse width	Pwhl, Pwll	X0A,X1A	5	-	-	μs	





Internal Clock timing


 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

		C	ore Volta	ge Setting	gs		
Parameter	Symbol	1.	8V	1.9	9V	Unit	Remarks
		Min	Max	Min	Max		
Internal System clock fre- quency (CLKS1 and CLKS2)	fclks1, fclks2	0	92	0	96	MHz	Others than below
		0	86	0	96	MHz	MB96F348T/H/CxB/C
		0	72	0	80	MHz	MB96F345
		0	68	0	74	MHz	MB96F34xY/R/Axx
Internal CPU clock fre- quency (CLKB), internal peripheral clock frequency (CLKP1)	fclkв, fclkp1	0	52	0	56	MHz	Others than below
		0	36	0	40	MHz	MB96F345
Internal peripheral clock frequency (CLKP2)	fclkp2	0	28	0	32	MHz	Others than below
		0	26	0	28	MHz	MB96F34xY/R/Axx

External Reset timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$


Parameter	Symbol	Pin	Value		Unit		Remarks
Faidilietei	Symbol		Min	Тур	Max	Unit	Remarks
Reset input time	t rstl	RSTX	500	-	-	ns	



Power On Reset timing

(T_A = -40°C to 125°C, V_cc = AV_cc = 3.0V to 5.5V, V_ss = AV_ss = 0V)


Parameter	Symbol	Pin		Value		Unit	Remarks	
Faranieter	Symbol		Min	Тур	Max	Unit	Remarks	
Power on rise time	t _R	Vcc	0.05	-	30	ms		
Power off time	toff	Vcc	1	-	-	ms		



External Input timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$ Value Used Pin input func-Symbol Parameter Pin Condition Unit tion Min Max INTn(_R) External Interrupt 200 ns NMI(_R) NMI Pnn_m General Purpose IO TINn(_R) **Reload Timer** Input pulse tinh PPG Trigger input TTGn(_R) width tinl 2*tclkp1 + 200 (tclkp1=1/ ns AD Converter Trigger ADTG(_R) fclkp1) Free Running Timer FRCKn(_R) external clock INn(_R) Input Capture





External Bus timing

Note: The values given below are for an I/O driving strength IOdrive = 5mA. If IOdrive is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.


Basic Timing

(T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, V_{SS} = 0.0 V, IO_{drive} = 5mA, C_L = 50pF)

Parameter	Symbol	Pin	Condition	Va	ue	Unit	Remarks
Parameter	Symbol	PIN	Condition	Min	Max	Unit	Remarks
	t cyc			25			
ECLK	t chc∟	ECLK	—	tcyc/2-5	tcvc/2+5	ns	
	tclch			tcyc/2-5	tcvc/2+5		
	t снсвн			-20	20		
$ECLK \to$	t chcbl	CSn, UBX,		-20	20	ns	
UBX/ LBX / CSn time	t clcвн	LBX, ECLK		-20	20	115	
	tclcbl			-20	20		
	t CHLH			-10	10	– ns	
ECLK \rightarrow ALE time	t CHLL	ALE, ECLK	_	-10	10		
	t CLLH	ALL, LOLK		-10	10	115	
	tCLLL			-10	10		
	t CHAV	A[23:16],		-15	15	ns	
$ECLK \to address \ valid \ time$	t CLAV	ECLK		-15	15	115	
	t cladv	AD[15:0],		-15	15	ns	
	t CHADV	ECLK		-15	15	115	
	t CHRWH			-10	10		
ECLK \rightarrow RDX /WRX time	t CHRWL	RDX, WRX, WRLX,WRHX,		-10	10		
	t clrwh	ECLK		-10	10	ns	
	tclrwl			-10	10	<u> </u>	

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min	Max	Unit	Neillai KS
	tcyc			30	—		
ECLK	t CHCL	ECLK		tcyc/2-8	tcvc/2+8	ns	
	tclch			tcyc/2-8	tcyc/2+8		
	t снсвн			-25	25		
$ECLK \to$	t CHCBL	CSn, UBX,		-25	25	ns	
UBX/ LBX / CSn time	tclcbh	LBX, ECLK		-25	25	115	
	tclcbl			-25	25		
	t CHLH			-15	15	- ns	
ECLK \rightarrow ALE time	t CHLL	ALE, ECLK		-15	15		
	t CLLH	ALE, EULK		-15	15		
	tCLLL			-15	15		
	t CHAV	A[23:16],		-20	20		
$ECLK \to address\ valid\ time$	t CLAV	ECLK		-20	20	ns	
	t CLADV	AD[15:0],		-20	20	200	
	t chadv	ECLK		-20	20	ns	
	t CHRWH			-15	15		
$ECLK \to RDX / \! WRX \ time$	t CHRWL	RDX, WRX, WRLX, WRHX,		-15	15		
	t clrwh	ECLK	.HX,	-15	15	ns	
	tclrwl	1		-15	15		

(T_A = -40 °C to +125 °C, V_{CC} = 3.0 to 4.5V, V_{SS} = 0.0 V, IO_{drive} = 5mA, C_L = 50pF)



Bus Timing (Read)

(T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, V_{SS} = 0.0 V, IO_{drive} = 5mA, C_L = 50pF)

Demonster	Sym-	D		Va	lue		
Parameter	bol	Pin	Conditions	Min	Мах	Unit	Remarks
			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 5			
ALE pulse width	tlhll	ALE	EACL:STS=1	tcyc – 5		ns	
			EACL:STS=0 and EACL:ACE=1	3tcvc/2 - 5	—		
		ALE, A[23:16],	EACL:STS=0 and EACL:ACE=0	tcyc – 15	_		
	t		EACL:STS=1 and EACL:ACE=0	3tcvc/2 - 15	—	20	
	LAVLL	ALE, A[23.10],	EACL:STS=0 and EACL:ACE=1	2tcvc - 15	—	ns	
Valid address \Rightarrow ALE \downarrow time			EACL:STS=1 and EACL:ACE=1	5tcyc/2 – 15	_		
			EACL:STS=0 and EACL:ACE=0	tcvc/2 – 15			
	taby	ALE,AD[15:0]	EACL:STS=1 and EACL:ACE=0	tcvc - 15	_	ns	
	(ADVLL		EACL:STS=0 and EACL:ACE=1	3tcvc/2 – 15		115	
			EACL:STS=1 and EACL:ACE=1	2tcvc – 15			
ALE↓			EACL:STS=0	tcvc/2 - 15			
\Rightarrow Address valid time	L LLAX	ALE, AD[15:0]	EACL:STS=1	-15		ns	
	t avrl	RDX, A[23:16]	EACL:ACE=0	3tcvc/2 – 15	—	20	
Valid address ⇒ RDX↓time	LAVRL	KDA, A[23.10]	EACL:ACE=1	5tcvc/2 - 15	—	ns	
	t advrl	RDX, AD[15:0]	EACL:ACE=0	tcyc – 15	_	ns	
	LADVRL	NDA, AD[13.0]	EACL:ACE=1	2tcvc - 15	_	115	
	tavdv	A[23:16],	EACL:ACE=0	_	3tcvc – 55	ns	w/o cycle
Valid address \Rightarrow Valid data input		AD[15:0]	EACL:ACE=1		4tcvc – 55	10	extension
	t advdv	AD[15:0]	EACL:ACE=0	_	5tcyc/2 – 55	ns	w/o cycle
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	EACL:ACE=1		7tcyc/2 – 55	611	extension
RDX pulse width	t rlrh	RDX	—	3 tcvc/2 - 5		ns	w/o cycle extension
$RDX \downarrow \Rightarrow Valid data input$		RDX, AD[15:0]	—		3 tcyc/2 – 50	ns	w/o cycle extension
$RDX \uparrow \Rightarrow Data hold time$	t RHDX	RDX, AD[15:0]		0		ns	

DS07-13802-3E

Parameter	Sym-	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	bol		Conditions	Min	Мах	Unit	Remarks
Address valid \Rightarrow Data hold time	t axdx	A[23:16], AD[15:0]		0	—	ns	
$RDX \uparrow \Rightarrow ALE \uparrow time$	trhlh	RDX, ALE	EACL:STS=1 and EACL:ACE=1	3tcvc/2 – 10	—	ns	
$RDX \Vdash \Rightarrow ALE \Vdash time$	IKHLH	NDA, ALE	other ECL:STS, EACL:ACE setting	tcyc/2 - 10	_	115	
Valid address	t avch	A[23:16], ECLK		tcvc – 15	—	ns	
\Rightarrow ECLK \uparrow time	t ADVCH	AD[15:0], ECLK		tcvc/2 - 15		115	
$RDX\downarrow \Rightarrow ECLK\uparrowtime$	t RLCH	RDX, ECLK	—	tcyc/2 - 10		ns	
ALE $\downarrow \Rightarrow$ RDX \downarrow time	tllrl	ALE, RDX	EACL:STS=0	tcvc/2 - 10	—	ns	
	LLRL		EACL:STS=1	- 10		115	
$ECLK^\uparrow \Rightarrow Valid data input$	t CHDV	AD[15:0], ECLK			tcyc - 50	ns	


 $(T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_{L} = 50 pF)$

 $(T_A = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 3.0 \text{ to } 4.5\text{V}, V_{SS} = 0.0 \text{ V}, \text{ IO}_{drive} = 5\text{mA}, C_L = 50\text{pF})$

Parameter	Sym-	Pin	Conditions	Val	ue	Unit	Remarks
Farameter	bol	FIII	EACLISTS-0 and		Мах	Unit	Relliarks
			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 8	_		
ALE pulse width	t lhll	ALE	EACL:STS=1	tcyc – 8	—	ns	
			EACL:STS=0 and EACL:ACE=1	3tcrc/2 - 8		-	
			EACL:STS=0 and EACL:ACE=0	tcvc - 20			
	t avll		EACL:STS=1 and EACL:ACE=0	3tcrc/2 - 20		ns	
	LAVLL	ALE, A[23:16],	EACL:STS=0 and EACL:ACE=1	2tcvc - 20	_		
Valid address \Rightarrow ALE \downarrow time			EACL:STS=1 and EACL:ACE=1	5tcyc/2 - 20	—		
			EACL:STS=0 and EACL:ACE=0	tcvc/2 - 20	_		
	tabu	ALE, AD[15:0]	EACL:STS=1 and EACL:ACE=0	tcyc - 20		ns	
	LADVLL	ALE, AD[15.0]	EACL:STS=0 and EACL:ACE=1	3tcrc/2 - 20		115	
			EACL:STS=1 and EACL:ACE=1	2tcvc - 20			
ALE \downarrow			EACL:STS=0	tcvc/2 - 20			
\Rightarrow Address valid time	t llax	ALE, AD[15:0]	EACL:STS=1	-20	_	ns	

Parameter	Sym-	Pin	Conditions	Va	lue	Unit	Demonto
Parameter	bol	Pin	Conditions	Min	Max	Unit	Remarks
	f	DDV 4[22:16]	EACL:ACE=0	3tcrc/2 - 20	_	20	
Valid address ⇒ RDX ↓ time	t avrl	RDX, A[23:16]	EACL:ACE=1	5tcrc/2 - 20	_	ns	
\rightarrow KDA \downarrow unite		RDX, AD[15:0]	EACL:ACE=0	tcvc - 20	—	ns	
	LADVRL	KDX, AD[15.0]	EACL:ACE=1	2tcyc - 20	—	115	
	tavdv	A[23:16],	EACL:ACE=0	_	3tcrc - 60	ns	w/o cycle
Valid address ⇒ Valid data input	LAVDV	AD[15:0]	EACL:ACE=1		4tcrc - 60	115	extension
	t		EACL:ACE=0	_	5tcrc/2 - 60	ns	w/o cycle
	t advdv	AD[15:0]	EACL:ACE=1	—	7tcvc/2 - 60	115	extension
RDX pulse width	t rlrh	RDX		3tcyc/2 - 8	—	ns	w/o cycle extension
$RDX\downarrow \Rightarrow Valid \ data \ input$	t rldv	RDX, AD[15:0]			3tcvc/2 – 55	ns	w/o cycle extension
$RDX \uparrow \Rightarrow Data hold time$	t RHDX	RDX, AD[15:0]	—	0		ns	
Address valid \Rightarrow Data hold time	t axdx	A[23:16]		0		ns	
$RDX \uparrow \Rightarrow ALE \uparrow time$	4	RDX, ALE	EACL:STS=1 and EACL:ACE=1	3tcvc/2 – 15		20	
	IRHLH	RDA, ALE	other ECL:STS, EACL:ACE setting	tcvc/2 - 15	_	ns	
Valid address	t avch	A[23:16], ECLK		tcyc – 20	—	20	
\Rightarrow ECLK \uparrow time	t ADVCH	AD[15:0], ECLK		tcvc/2 - 20		ns	
$RDX\downarrow \Rightarrow ECLK\uparrowtime$	t RLCH	RDX, ECLK		tcvc/2 - 15		ns	
ALE $\downarrow \Rightarrow$ RDX \downarrow time	tllrl	ALE, RDX	EACL:STS=0	tcvc/2 - 15		ns	
	ILLRL	$\Lambda LE, \Lambda D\Lambda$	EACL:STS=1	– 15		ns	
$ECLK^\uparrow \Rightarrow Valid data input$	t CHDV	AD[15:0], ECLK			tcvc – 55	ns	

 $(T_A = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 3.0 \ to \ 4.5V, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_L = 50pF)$



Bus Timing (Write)

 $(T_A = -40 \text{ }^{\circ}C \text{ to } +125 \text{ }^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ IO}_{drive} = 5\text{mA}, \text{ C}_L = 50\text{pF})$

Parameter	Symbol	Pin	Condition	Va	ue	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min	Мах	Unit	Remarks
	t avwl	WRX, WRLX, WRHX,	EACL:ACE=0	3tсүс/2 – 15	_	ns	
Valid address ⇒ WRX ↓ time	LAVWL	A[23:16]	EACL:ACE=1	5tсүс/2 – 15		115	
		WRX, WRLX, WRHX,	EACL:ACE=0	tcyc – 15		ns	
	LADVWL	AD[15:0]	EACL:ACE=1	2tcvc - 15		115	
WRX pulse width	t wLwH	WRX, WRXL, WRHX		tcvc – 5		ns	w/o cycle extension
Valid data output ⇒ WRX \uparrow time	tovwн	WRX, WRLX, WRHX, AD[15:0]	_	tcyc – 20		ns	w/o cycle extension

84



Parameter	Symbol	Pin	Condition	Va	ue	Unit	Remarks
Farameter	Symbol	FIN	Condition	Min	Мах	Unit	Remarks
WRX $↑$ ⇒ Data hold time	t whdx	WRX, WRLX, WRHX, AD[15:0]		tcvc/2 – 15	—	ns	
WRX ↑ ⇒ Address valid time	t whax	WRX, WRLX, WRHX, A[23:16]	—	tcyc/2 – 15	_	ns	
WRX $\uparrow \Rightarrow$ ALE \uparrow time		WRX, WRLX,	EBM:ACE=1 and EACL:STS=1	2tcvc - 10			
	twn∟n	WRA, WRLA, WRHX, ALE	other EBM:ACE and EACL:STS setting	tcyc – 10	—	ns	
$\begin{array}{l} WRX \downarrow \ \Rightarrow ECLK \uparrow \\ time \end{array}$	twlcн	WRX, WRLX, WRHX, ECLK	_	tcyc/2 – 10		ns	
$CSn \Rightarrow WRX$ time	tcslwl	WRX, WRLX,	EACL:ACE=0		3tcvc/2 – 15	ns	
	ICSLWL	WRHX, CSn	EACL:ACE=1	—	5tcvc/2 – 15	115	
$WRX \Rightarrow CSn \text{ time}$	twнcsн	WRX, WRLX, WRHX, CSn		tcyc/2 – 15		ns	

 $(T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_{L} = 50 pF)$


 $(T_A = -40 \ ^\circ C \ to \ +125 \ ^\circ C, \ V_{CC} = 3.0 \ to \ 4.5V, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_L = 50pF)$

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Falameter	Symbol	FIII	Condition	Min	Мах	Unit	Remarks
	tavwl	WRX, WRLX, WRHX,	EACL:ACE=0	3tcvc/2 – 20	—	ns	
Valid address ⇒ WRX ↓ time	LAVWL	A[23:16]	EACL:ACE=1	5tcyc/2 – 20		115	
	tadvwl	WRX, WRLX, WRHX,	EACL:ACE=0	tcyc – 20		ns	
	LADVWL	AD[15:0]	EACL:ACE=1	2tcvc - 20	_	115	
WRX pulse width	twlwн	WRX, WRXL, WRHX	_	tcyc – 8	_	ns	w/o cycle extension
Valid data output \Rightarrow WRX \uparrow time	tovwн	WRX, WRLX, WRHX, AD[15:0]		tcyc – 25	_	ns	w/o cycle extension
WRX ↑ ⇒ Data hold time	t whdx	WRX, WRLX, WRHX, AD[15:0]	RHX, —		_	ns	
WRX ↑ ⇒ Address valid time	t whax	WRX, WRLX, WRHX, A[23:16]		tcvc/2 - 20		ns	

DS07-13802-3E

Parameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks
Falameter	Symbol	ГШ	Condition	Min	Мах	Unit	Reillarks
WRX $\uparrow \Rightarrow$ ALE \uparrow time		WRX, WRLX,	EBM:ACE=1 and EACL:STS=1	2tcvc - 15			
	twn∟n	WRHX, WREX, WRHX, ALE	other EBM:ACE and EACL:STS setting	tcvc – 15	_	ns	
$\begin{array}{l} WRX \downarrow \ \Rightarrow ECLK \uparrow \\ time \end{array}$	twlcн	WRX, WRLX, WRHX, ECLK		tcyc/2 – 15		ns	
$CSn \Rightarrow WRX \text{ time}$	toouw	WRX, WRLX,	EACL:ACE=0	—	3tcvc/2 – 20	ns	
	t _{CSLWL} WRHX,		EACL:ACE=1	—	5tcyc/2 – 20	115	
$WRX \Rightarrow CSn \text{ time}$	twнcsн	WRX, WRLX, WRHX, CSn		tcyc/2 – 20		ns	

 $(T_A = -40 \ ^\circ C \ to \ +125 \ ^\circ C, \ V_{CC} = 3.0 \ to \ 4.5V, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_L = 50pF)$



86

Ready Input Timing

	(I A = -	40 °C to +12	$25 {}^{\circ}C, Vcc = 5$.0 V ± 10%,	Vss = 0.0 V,	IOdrive =	5mA, C∟= 50p	
Parameter	Symbol	Pin	Test	Rated	Value	Units	Remarks	
Farameter	Symbol	FIII	Condition	Min	Max	Units	Kennarks	
RDY setup time	t RYHS	RDY		35	—	ns		
RDY hold time	trүнн	RDY		0		ns		
	(T _A =	–40 °C to +	125 °C, Vcc =	3.0 to 4.5V,	Vss = 0.0 V,	IO _{drive} =	5mA, C∟= 50p	
Parameter	Symbol	Pin	Test	Rated	Value	11	Demente	
Faidhleter	Symbol	ГШ	Condition	Min	Max	Units	Remarks	
RDY setup time	t RYHS	RDY		45		ns		

*(*т 10 °C to 1125 °C 1/ 50V + 100, V


0

ns

Note : If the RDY setup time is insufficient, use the auto-ready function.

tryhh

RDY



Hold Timing


RDY hold time

 $(T_{\text{A}} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{\text{CC}} = 5.0 \ V \ \pm \ 10\%, \ V_{\text{SS}} = 0.0 \ V, \ IO_{\text{drive}} = 5mA, \ C_{\text{L}} = 50pF)$

Parameter	Symbol Pin		Condition	Va	lue	Units	Remarks				
Falance	Symbol	ГШ	Condition	Min	Max	Units	Neillai KS				
Pin floating \Rightarrow HAKX \downarrow time	t xhal	HAKX		tcyc - 20	tcyc + 20	ns					
$HAKX \uparrow time \ \Rightarrow Pin \ valid \ time$	t hahv	HAKX		tcyc - 20	tcyc + 20	ns					
	(T _A = −40 °C to +125 °C, V _{CC} = 3.0 to 4.5V, V _{SS} = 0.0 V, IO _{drive} = 5mA, C _L = 50pF)										

Parameter	Symbol	Pin	Condition	Va	lue	- Units	Remarks
Falameter	Symbol	ГШ	Condition	Min	Max		i temai ka
Pin floating \Rightarrow HAKX \downarrow time	t xhal	HAKX		tcvc - 25	tcyc + 25	ns	
HAKX \uparrow time \Rightarrow Pin valid time	t hahv	HAKX		tcyc – 25	tcyc + 25	ns	

DS07-13802-3E



USART timing

WARNING: The values given below are for an I/O driving strength IO_{drive} = 5mA. If IO_{drive} is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.

Parameter	Symbol	Pin	Condition	Vcc = AV to 5		Vcc = AV to 4		Unit
	-			Min	Max	Min	Max	
Serial clock cycle time	tscyci	SCKn		4 tclkp1		4 tclkp1		ns
$\begin{array}{l} SCK \downarrow \to SOT \text{ delay} \\ time \end{array}$	t s∟ovi	SCKn, SOTn		-20	+20	-30	+30	ns
$\begin{array}{l} SOT \to SCK \uparrow delay \\ time \end{array}$	tovsнi	SCKn, SOTn	Internal Shift Clock Mode	N*tclkp1 - 20 *1	_	N*tclkp1 - 30 ^{*1}	_	ns
Valid SIN \rightarrow SCK \uparrow	tıvsнı	SCKn, SINn		tclкр1 + 45	_	tclкр1 + 55	_	ns
$SCK \uparrow \rightarrow Valid SIN$ hold time	tshixi	SCKn, SINn		0	_	0	_	ns
Serial clock "L" pulse width	t slshe	SCKn		tclкр1 + 10	_	tськр1 + 10	_	ns
Serial clock "H" pulse width	t shsle	SCKn		tськр1 + 10	_	tclкр1 + 10	_	ns
$SCK \downarrow \rightarrow SOT$ delay time	t SLOVE	SCKn, SOTn	External Shift		2 tclkp1 + 45		2 tclkp1 + 55	ns
Valid SIN \rightarrow SCK \uparrow	tivsнe	SCKn, SINn	Clock Mode	t _{CLKP1} /2 + 10	_	t _{CLKP1} /2 + 10	_	ns
SCK $\uparrow \rightarrow$ Valid SIN hold time	t shixe	SCKn, SINn		tclкр1 + 10	_	tclкр1 + 10	_	ns
SCK fall time	tre	SCKn	1		20		20	ns
SCK rise time	t RE	SCKn			20		20	ns

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, IO_{drive} = 5mA, C_L = 50pF)$

Notes: • AC characteristic in CLK synchronized mode.

• CL is the load capacity value of pins when testing.

• Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96300 Super series HARDWARE MANUAL".


• tclkP1 is the cycle time of the peripheral clock 1 (CLKP1), Unit : ns


*1: Parameter N depends on tscyci and can be calculated as follows:

- if $t_{SCYCI} = 2^{k}t_{CLKP1}$, then N = k, where k is an integer > 2
- if tscyci = (2*k+1)*tcLKP1, then N = k+1, where k is an integer > 1
 Examples:

tscyci	N				
4*tclkp1	2				
5*tclkp1, 6*tclkp1	3				
7*tclkp1, 8*tclkp1	4				

DS07-13802-3E





90

I²C Timing

Deveneter	Cumbal	Condition	Standar	d-mode	Fast-n	node*4	11
Parameter	Symbol	Condition	Min	Max	Min	Max	Unit
SCL clock frequency	fsc∟		0	100	0	400	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta		4.0		0.6	_	μs
"L" width of the SCL clock	t LOW		4.7	—	1.3		μs
"H" width of the SCL clock	tніgн		4.0		0.6	—	μs
Set-up time for a repeated START condition SCL1→SDA↓	tsusta $R = 1.7 k\Omega$,		4.7		0.6	_	μs
Data hold time SCL↓→SDA↓↑	t hddat	$C = 50 \text{ pF}^{*1}$	0	3.45* ²	0	0.9*3	μs
Data set-up time SDA↓↑→SCL↑	t sudat		250		100	_	ns
Set-up time for STOP condition SCL↑→SDA↑	tsusтo		4.0	—	0.6	_	μs
Bus free time between a STOP and START condition	t BUS		4.7		1.3	_	μs


 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

*1 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

*2 : The maximum thodat have only to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

*3 : A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.

*4 : For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz.



5. Analog Digital Converter

Demonster	Ourseland	Dim		Value		Demender	
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	-3	-	+3	LSB	
Nonlinearity error	-	-	-2.5	-	+2.5	LSB	
Differential nonlinearity error	-	-	-1.9	-	+1.9	LSB	
Zero reading voltage	Vot	ANn	AVRL - 1.5 LSB	AVRL+ 0.5 LSB	AVRL + 2.5 LSB	V	
Full scale reading voltage	Vfst	ANn	AVRH - 3.5 LSB	AVRH - 1.5 LSB	AVRH+0.5 LSB	V	
Compare time			1.0	-	16,500	μs	$4.5V \le AVcc \le 5.5V$
Compare time	-	-	2.0	-	-	μs	$3.0V \le AVcc < 4.5V$
Sampling time			0.5	-	-	μs	$4.5V \le AVcc \le 5.5V$
Sampling time	-	-	1.2	-	-	μs	$3.0V \le AVcc < 4.5V$
Analog port input cur- ren	lain	ANn	-3	-	+3	μA	AVss, AVRL < Vı < AVcc, AVRH
Analog port input cur-	1	ANn	-1	-	+1	μΑ	T _A = 25 °C, AVss, AVRL < VI < AVcc, AVRH
ren	Iain	ANII	-3	-	+3	μΑ	T _A = 125 °C, AVss, AVRL < Vi < AVcc, AVRH
Analog input voltage range	Vain	ANn	AVRL	-	AVRH	V	
Reference voltage	AVRH	AVRH/ AVRH2	0.75 AVcc	-	AVcc	V	
range	AVRL	AVRL	AVss	-	0.25 AVcc	V	
	A	AVcc	-	2.5	5	mA	A/D Converter active
Power supply current	Іан	AVcc	-	-	5	μA	A/D Converter not op- erated
Reference voltage cur-	lr	AVRH/ AVRL	-	0.7	1	mA	A/D Converter active
rent	Irh	AVRH/ AVRL	-	-	5	μA	A/D Converter not op- erated
Offset between input channels	-	ANn	-	-	4	LSB	

(T_A = -40 °C to +125 °C, 3.0 V \leq AVRH - AVRL, Vcc = AVcc = 3.0V to 5.5V, Vss = AVss = 0V)

Note: The accuracy gets worse as |AVRH - AVRL| becomes smaller.

Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.


<u>Total error</u>: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity error.

Nonlinearity error: Deviation between a line across zero-transition line ("00 0000 0000" <--> "00 0000 0001") and full-scale transition line ("11 1111 1110" <--> "11 1111 1111") and actual conversion characteristics.

<u>Differential nonlinearity error</u>: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Zero reading voltage: Input voltage which results in the minimum conversion value.

Full scale reading voltage: Input voltage which results in the maximum conversion value.



Total error

 $\begin{array}{l} \text{Total error of digital output "N"} = \frac{V_{\text{NT}} - \{1 \text{ LSB} \times (\text{N} - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \quad \text{[LSB]} \\ 1 \text{ LSB} = (\text{Ideal value}) \frac{\text{AVRH} - \text{AVRL}}{1024} \quad \text{[V]} \end{array}$

N: A/D converter digital output value


Vot (Ideal value) = AVRL + 0.5 LSB [V]


VFST (Ideal value) = AVRH - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transitions from (N - 1) to N.

DS07-13802-3E

FUĴITSU





N : A/D converter digital output value

 $V_{\text{OT}}~$: Voltage at which digital output transits from "000H" to "001H."


 $V_{\text{FST}}\;$: Voltage at which digital output transits from "3FEH" to "#FFH."

Notes on A/D Converter Section

 About the external impedance of the analog input and the sampling time of the A/D converter (with sample and hold circuit):

If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.

• analog input circuit model:



Reference value:

C = 8.5 pF (Max)

To satisfy the A/D conversion precision standard, the relationship between the external impedance and minimum sampling time must be considered and then either the resistor value and operating frequency must be adjusted or the external impedance must be decreased so that the sampling time (T_{samp}) is longer than the minimum value. Usually, this value is set to 7τ , where $\tau = RC$. If the external input resistance (R_{ext}) connected to the analog input is included, the sampling time is expressed as follows:

 T_{samp} [min] = 7 \times (Rext + 2.6k\Omega) \times C for 4.5 \leq AVcc \leq 5.5

$$\mathsf{T}_{\mathsf{samp}} \ [\mathsf{min}] = \mathsf{7} \times (\mathsf{R}_{\mathsf{ext}} + \mathsf{12.1k}\Omega) \times \mathsf{C} \ \mathsf{for} \ \mathsf{3.0} \le \mathsf{AV}_{\mathsf{cc}} \le \mathsf{4.5}$$

If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.


• About the error

The accuracy gets worse as |AVRH - AVRL| becomes smaller.

6. Alarm Comparator

Demonster	0	Dia		Value		11	Damarka	
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks	
	ASALMF		-	25	45	μΑ	Alarm comparator enabled in fast mode (one channel)	
Power supply current	I A5ALMS	AVcc	-	7	13	μΑ	Alarm comparator enabled in slow mode (one channel)	
	A5ALMH		-	-	5	μA	Alarm comparator disabled	
ALARM pin input cur-	L		-1	-	+1	μA	T _A = 25 °C	
rent	ALIN		-3	-	+3	μA	T _A = 125 °C	
ALARM pin input volt- age range	Valin		0	-	AVcc	V		
External low threshold high->low transition	Vevtl(H->L)		0.36 * AVcc -0.25	0.36 * AVcc -0.1	-	V		
External low threshold low->high transition	Vevtl(L->H)		-	0.36*AVcc +0.1	0.36 * AVcc +0.25	V	INTREF = 0	
External high threshold high->low transition	Vevth(H->L)		0.78 * AVcc -0.25	0.78*AVcc -0.1	-	V	INTREF = 0	
External high threshold low->high transition	Vevth(L->H)			0.78*AVcc +0.1	0.78 * AVcc +0.25	V		
Internal low threshold high->low transition	VIVTL(H->L)	ALARM0,	0.9	1.1	-	V		
Internal low threshold low->high transition	VIVTL(L->H)	ALARM1	-	1.3	1.55	V		
Internal high threshold high->low transition	VIVTH(H->L)		2.2	2.4	-	V	INTREF = 1	
Internal high threshold low->high transition	VIVTH(L->H)		-	2.6	2.85	V		
Switching hysteresis	V _{HYS}		50	-	300	mV		
Comporison time	t COMPF		-	0.1	1	μs	CMD = 1 (fast)	
Comparison time	t COMPS]	-	1	10	μs	CMD = 0 (slow)	
Power-up stabilization time after enabling alarm comparator	t pd		-	1	5	ms	Threshold levels specified above are not guaranteed	
Slow/Fast mode transi- tion time	tсмр		-	100	500	μs	within this time	

(T_A = -40 °C to +125 °C, V_{CC} = AV_{CC} = 3.0V - 5.5V, V_{SS} = AV_{SS} = 0V)



7. Low Voltage Detector characteristics

Parameter	Symbol	Valu	ie *1	Valu	ie *2	Unit	Remarks
Parameter	Symbol	Min	Max	Min	Max	Unit	Remarks
Stabilization time	TLVDSTAB	-	75	-	110	μs	After power-up or change of detection level
Level 0	Vdlo	2.7	2.9	2.65	2.95	V	CILCR:LVL[3:0]="0000"
Level 1	VDL1	2.9	3.1	2.85	3.2	V	CILCR:LVL[3:0]="0001"
Level 2	V _{DL2}	3.1	3.3	3.05	3.4	V	CILCR:LVL[3:0]="0010"
Level 3	Vdl3	3.5	3.75	3.45	3.85	V	CILCR:LVL[3:0]="0011"
Level 4	VDL4	3.6	3.85	3.55	3.95	V	CILCR:LVL[3:0]="0100"
Level 5	Vdl5	3.7	3.95	3.65	4.1	V	CILCR:LVL[3:0]="0101"
Level 6	Vdl6	3.8	4.05	3.75	4.2	V	CILCR:LVL[3:0]="0110"
Level 7	Vdl7	3.9	4.15	3.85	4.3	V	CILCR:LVL[3:0]="0111"
Level 8	Vdl8	4.0	4.25	3.95	4.4	V	CILCR:LVL[3:0]="1000"
Level 9	Vdl9	4.1	4.35	4.05	4.5	V	CILCR:LVL[3:0]="1001"
Level 10	Vdl10	not ı	used	not	used		
Level 11	Vdl11	not ı	used	not	used		
Level 12	Vdl12	not u	used	not used			
Level 13	Vdl13	not u	used	not	used		
Level 14	VDL14	not u	used	not used			
Level 15	Vdl15	not ı	used	not	used		

(T_A = -40 °C to +125 °C, $V_{cc} = AV_{cc} = 3.0V - 5.5V$, $V_{ss} = AV_{ss} = 0V$)

DS07-13802-3E

*1: valid for all devices except devices listed under "*2"

*2: valid for: MB96F345

CILCR:LVL[3:0] are the low voltage detector level select bits of the CILCR register.

Levels 10 to 15 are not used in this device.


For correct detection, the slope of the voltage level must satisfy $\left|\frac{dV}{dt}\right| \le 0.004 \frac{V}{\mu s}$.

Faster variations are regarded as noise and may not be detected.

The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of Vcc = 2.7V. The electrical characteristics however are only valid in the specified range (usually down to 3.0V).

Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.



8. FLASH memory program/erase characteristics


 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$


Parameter	Value		Unit	Remarks		
Farameter	Min	Тур	Max	Unit	Remarks	
Sector erase time Program/Data Flash (Main Flash)	-	0.9	3.6	S	Without erasure pre-program- ming time	
Sector erase time	-	0.5	2	S	Without erasure pre-program- ming time	
Data Flash	-	0.8	3.6	S	Including erasure pre-program- ming time	
Chip erase time Program/Data Flash (Main Flash)	-	n*0.9	n*3.6	S	Without erasure pre-program- ming time (n is the number of Flash sector of the device)	
Chip erase time	-	2.5	10	S	Without erasure pre-program- ming time	
Data Flash	-	3.7	16.4	S	Including erasure pre-program- ming time	
Word (16-bit width) programming time Program/Data Flash (Main Flash)	-	23	370	us	Without overhead time for sub- mitting write command	
Byte (8-bit width) programming time Data Flash	-	15	100	us	Without overhead time for sub- mitting write command	
Program/Erase cycle	10 000	-	-	cycle	100 000 Program/Erase cycles are under evaluation by Fujitsu Microelectronics	
Flash data retention time	20	-	-	year	*1	

*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)

■ EXAMPLE CHARACTERISTICS

The diagrams below show the characteristics of one measured sample with typical process parameters.





DS07-13802-3E

Used settings


Mode	Selected Source Clock	Clock/Regulator Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = 56 MHz CLKP2 = 28 MHz Regulator in High Power Mode Core Voltage = 1.9 V
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4 MHz Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2 MHz Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100 kHz Regulator in High Power Mode Core Voltage = 1.8 V
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32 kHz Regulator in Low Power Mode A Core Voltage = 1.8 V
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = 56 MHz CLKP2 = 28 MHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.9 V
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4 MHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2 MHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100 kHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.8 V
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32 kHz (CLKB is stopped in this mode) Regulator in Low Power Mode A Core Voltage = 1.8 V

Used settings


Mode	Selected Source Clock	Clock/Regulator Settings
Timer mode	PLL	CLKMC = 4 MHz, CLKPLL = 56 MHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.9 V
	Main osc.	CLKMC = 4 MHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.8 V
	RC clock fast	CLKRC = 2 MHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.8 V
	RC clock slow	CLKRC = 100 kHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.8 V
	Sub osc.	CLKSC = 100 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode A, Core Voltage = 1.8 V
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode B, Core Voltage = 1.8 V


■ PACKAGE DIMENSION MB96(F)34x LQFP 100P

100-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	14.0 mm × 14.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
Contraction of the second second	Mounting height	1.70 mm Max
	Weight	0.65 g
(FPT-100P-M20)	Code (Reference)	P-LFQFP100-14×14-0.50



■ PACKAGE DIMENSION MB96(F)34x QFP 100P





■ ORDERING INFORMATION

MCU with CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Volt- age Reset	Package
MB96345YSA PQC-GSE2 ^{*1}		No	Yes	
MB96345RSA PQC-GSE2 ^{*1}		INO	No	100 pin Plastic QFP (FPT-100P-M22)
MB96345YWA PQC-GSE2 ^{*1}		Yes	Yes	
MB96345RWA PQC-GSE2*1		res	No	
MB96345YSA PMC-GSE2 *1	ROM (160KB)	No	Yes	
MB96345RSA PMC-GSE2 ^{*1}		No	No	100 pin Plastic LQFP
MB96345YWA PMC-GSE2 *1		Yes	Yes	(FPT-100P-M20)
MB96345RWA PMC-GSE2 ^{*1}		Tes	No	
MB96346YSA PQC-GSE2 ^{*1}		No	Yes	
MB96346RSA PQC-GSE2 ^{*1}		No	No	100 pin Plastic QFP
MB96346YWA PQC-GSE2 ^{*1}		Yes	Yes	(FPT-100P-M22)
MB96346RWA PQC-GSE2*1		res	No	
MB96346YSA PMC-GSE2 *1	ROM (288KB)	No	Yes	
MB96346RSA PMC-GSE2 ^{*1}		INO	No	100 pin Plastic LQFP
MB96346YWA PMC-GSE2*1		Yes	Yes	(FPT-100P-M20)
MB96346RWA PMC-GSE2 ^{*1}		165	No	
MB96F345FSA PQC-GSE2 ^{*1}		No	Yes	
MB96F345DSA PQC-GSE2 *1		INO	No	100 pin Plastic QFP
MB96F345FWA PQC-GSE2 ^{*1}		Yes	Yes	(FPT-100P-M22)
MB96F345DWA PQC-GSE2 ^{*1}	Flash A (160KB)	Tes	No	
MB96F345FSA PMC-GSE2 ^{*1}	Data Flash A (64KB)	No	Yes	
MB96F345DSA PMC-GSE2 *1		INO	No	100 pin Plastic LQFP
MB96F345FWA PMC-GSE2 ^{*1}		Yes	Yes	(FPT-100P-M20)
MB96F345DWA PMC-GSE2 ^{*1}		Tes	No	
MB96F346YSB PQC-GSE2		No	Yes	
MB96F346RSB PQC-GSE2		No	No	100 pin Plastic QFP
MB96F346YWB PQC-GSE2		Vaa	Yes	(FPT-100P-M22)
MB96F346RWB PQC-GSE2		Yes	No	
MB96F346YSB PMC-GSE2	Flash A (288KB)	No	Yes	
MB96F346RSB PMC-GSE2		No	No	100 pin Plastic LQFP
MB96F346YWB PMC-GSE2		Vee	Yes	(FPT-100P-M20)
MB96F346RWB PMC-GSE2		Yes	No	

106

MCU with CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Volt- age Reset	Package
MB96F347YSB PQC-GSE2		No	Yes	
MB96F347RSB PQC-GSE2		NO	No	100 pin Plastic QFP
MB96F347YWB PQC-GSE2		Yes	Yes	(FPT-100P-M22)
MB96F347RWB PQC-GSE2	Flash A (416KB)	165	No	
MB96F347YSB PMC-GSE2		No	Yes	
MB96F347RSB PMC-GSE2		NU	No	100 pin Plastic LQFP
MB96F347YWB PMC-GSE2		Yes	Yes	(FPT-100P-M20)
MB96F347RWB PMC-GSE2		165	No	
MB96F348YSB PQC-GSE2		No	Yes	
MB96F348RSB PQC-GSE2		NO	No	100 pin Plastic QFP
MB96F348YWB PQC-GSE2		Yes	Yes	(FPT-100P-M22)
MB96F348RWB PQC-GSE2		Tes	No	
MB96F348YSB PMC-GSE2	Flash A (544KB)	No	Yes	
MB96F348RSB PMC-GSE2		NO	No	100 pin Plastic LQFP
MB96F348YWB PMC-GSE2		Yes	Yes	(FPT-100P-M20)
MB96F348RWB PMC-GSE2		res	No	
MB96F348TSC PQC-GSE2		No	Yes	
MB96F348HSC PQC-GSE2		INO	No	100 pin Plastic QFP
MB96F348TWC PQC-GSE2		Vee	Yes	(FPT-100P-M22)
MB96F348HWC PQC-GSE2	Flash A (544KB)	Yes	No	
MB96F348TSC PMC-GSE2	Flash B (32KB)	No	Yes	
MB96F348HSC PMC-GSE2		INO	No	100 pin Plastic LQFP
MB96F348TWC PMC-GSE2		Vaa	Yes	(FPT-100P-M20)
MB96F348HWC PMC-GSE2	1	Yes	No	
MB96V300BRB-ES (for evaluation)	Emulated by ext. RAM	Yes	No	416 pin Plastic BGA (BGA-416P-M02)

MCU without CAN controller

Part number	Flash/ROM	Subclock	Package
MB96F346ASB PQC-GSE2		No	100 pin Plastic QFP
MB96F346AWB PQC-GSE2	Elach A (200KB)	Yes	(FPT-100P-M22)
MB96F346ASB PMC-GSE2	Flash A (288KB)	No	100 pin Plastic LQFP
MB96F346AWB PMC-GSE2		Yes	(FPT-100P-M20)
MB96F347ASB PQC-GSE2		No	100 pin Plastic QFP
MB96F347AWB PQC-GSE2	Elach A (116KP)	Yes	(FPT-100P-M22)
MB96F347ASB PMC-GSE2	Flash A (416KB)	No	100 pin Plastic LQFP
MB96F347AWB PMC-GSE2		Yes	(FPT-100P-M20)
MB96F348ASB PQC-GSE2		No	100 pin Plastic QFP
MB96F348AWB PQC-GSE2	Floch A (F44KD)	Yes	(FPT-100P-M22)
MB96F348ASB PMC-GSE2	Flash A (544KB)	No	100 pin Plastic LQFP
MB96F348AWB PMC-GSE2		Yes	(FPT-100P-M20)
MB96F348CSC PQC-GSE2		No	100 pin Plastic QFP
MB96F348CWC PQC-GSE2	Flash A (544KB)	Yes	(FPT-100P-M22)
MB96F348CSC PMC-GSE2	Flash B (32KB)	No	100 pin Plastic LQFP
MB96F348CWC PMC-GSE2		Yes	(FPT-100P-M20)

*1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

This datasheet is also valid for the following outdated devices:

MB96F346YSA, MB96F346RSA, MB96F346YWA, MB96F346RWA, MB96F347YSA, MB96F347RSA, MB96F347YWA, MB96F347RWA, MB96F348YSA, MB96F348RSA, MB96F348YWA, MB96F348RWA, MB96F348TSB, MB96F348HSB, MB96F348TWB, MB96F348HWB, MB96F346ASA, MB96F346AWA, MB96F347ASA, MB96F347AWA, MB96F348ASA, MB96F348AWA, MB96F348ASA, MB96F348AWA, MB96F348CSB, MB96F348CWB

108

■ REVISION HISTORY


Revision	Date	Modification
Prelim 1	2007-05-07	Creation
Prelim 2	2007-05-10	External bus hold timing update
Prelim 3	2007-05-23	Electrical characteristics updates
Prelim 4	2007-08-02	Electrical characteristics updates, Product lineup, changes and ordering information
Prelim 5	2007-09-12	Addition of the electrical characteristic examples and the LVD characteristics specifications, updates of the DC characteristics. Pin circuit type drawing modifications.
Prelim 6	2007-11-21	LVD typo correction. Update of the DC characteristics. Typos corrections.
Prelim 7	2007-12-04	Absolute maximum rating asterisks numbering corrected. Typos page 59: Hardware -> Hardware. IO map table regenerated. Typos corrections. IO circuit drawings modified. Renaming of the Main/Satellite Flash into Flash memory A/B. Memory map reworked.


Revision	Date	Modification
Prelim 8	2008-02-04	 Satellite Flash -> 32kB Data Flash
		 MB96345 added (under development)
		 MB96F348 TSA/HSA/TWA/HWA removed (outdated devices)
		 Block diagram and pin assignment corrected (existing resource pins)
		Pin function table corrected
		 I/O circuit type diagrams corrected
		Memory map cleaned up
		• "Flash sector configuration" replaced by corrected "User ROM Memory ma
		for Flash devices", "ROM configuration" replaced by "User ROM Memory ma
		for Mask ROM devices"
		 Parallel Flash programming pinning removed
		 IO map table regenerated:
		 Port register: Naming style corrected
		 Memory control registers renamed (Main/Sat -> A/B)
		 addresses after 000BFFh removed
		 Absolute maximum ratings: Pd and Ta specified more precisely
		 oscillator input levels in oscillation mode with external clock added
		 Run and Sleep mode currents: 96/48MHz and 72/36MHz settings added
		 Run mode current spec in 48/24MHz mode corrected
		 Maximum CLKS1/2 frequency for all devices correctly specified
		 Maximum CLKP2 for MB96F34xY/R/Axx corrected
		 External bus timings: missing conditions added and readability improved
		 Alarm comparator spec updated (transition voltages defined)
		MB96V300A removed
		 Ordering information updated
		 Typos and formatting corrected


Revision	Date	Modification
9	2009-01-09	 Format adjusted to official Fujitsu Microelectronics datasheet standard (mainly style changes and official notes and disclaimer added) Numbering of Electrical Characteristics subchapters automated Note about devices under development modified I/O map: Note added about reserved addresses ICCSPLL for CLKS1=96MHz mode: increased by 1mA Serial programming interface: Note about handshaking pins improved specified AD converter channel offset to 4LSB package code of MB96V300 corrected in ordering information Added voltage condition to pull-up resistance spec Lineup: Term "Data Flash" replaced by "independent 32KB Flash" Ordering information: column "Independent 32KB Data Flash" replaced by new column "Flash/ROM", column "Remarks" removed Official package dimension drawing with additional notes added Empty pages removed Alarm comparator: Power supply current max values increased, comparison time reduced, mode transition time and power-up stabilization time newly added Handling devices: Notes added about Serial communication and about using ceramic resonators. Feature list and AC Characteristics: 16MHz maximum frequency is valid for crystal oscillators. For resonators, maximum frequency depends on Q-factor AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz VOL3 spec improved: spec valid for 3mA load for full Vcc range MB96F345 added Permitted power dissipation of Flash devices in QFP package improved C-Pin cap spec updated: 4.7uF-10uF capacitor with tolerance permitted "Preliminary" watermark removed
10	To be released	 I/O map: IOABK0-5 added at address 000A00H-000A05H Ordering Information: Suffix "A" added to all MB96F345 device versions AD converter IAIN spec improved: 1uA valid up to 105deg, 1.2uA above 105deg

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
92	■ ELECTRICAL CHARACTERISTICS 5. Analog Digital Converter	$ \begin{array}{l} \mbox{Corrected "Value" and "Unit" of Zero reading voltage.} \\ (AVRL - 1.5 \rightarrow AVRL - 1.5 LSB \\ AVRL + 0.5 \rightarrow AVRL + 0.5 LSB \\ AVRL + 2.5 \rightarrow AVRL + 2.5 LSB \\ LSB \rightarrow V) \\ \mbox{Corrected "Value" and "Unit" of Full scale reading voltage.} \\ (AVRH - 3.5 \rightarrow AVRH - 3.5 LSB \\ AVRH - 1.5 \rightarrow AVRH - 1.5 LSB \\ AVRH + 0.5 \rightarrow AVRH + 0.5 LSB \\ LSB \rightarrow V) \end{array} $







FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3329 *http://jp.fujitsu.com/fml/en/*

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUIITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department