

The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix "MB". However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix "CY".

### **How to Check the Ordering Part Number**

- 1. Go to <a href="https://www.cypress.com/pcn">www.cypress.com/pcn</a>.
- 2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
- 3. Click the corresponding title from the search results.
- 4. Download the Affected Parts List file, which has details of all changes

#### For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to www.cypress.com.



# 32-bit FR81S Microcontroller

The MB91520 series is a Cypress 32-bit microcontroller designed for automotive devices. This series contains the FR81S CPU which is compatible with the FR family.

Note: This series is a composition of the end of the above-mentioned each name of articles of presence, According to Presence of sub-clock, CSV initial value and LVD initial value. Please see "ORDERING INFORMATION" for details.

#### **Features**

#### FR81S CPU Core

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Maximum operating frequency:
- MB91F52xR/MB91F52xU(LQS144/LQN144/LQP176): 80
   MHz (Source oscillation = 4.0 MHz and 20 multiplied (PLL clock multiplication system))
- □ MB91F52xR/MB91F52xU(LES144/LEP176): 128 MHz (Source oscillation = 4.0 MHz and 32 multiplied (PLL clock multiplication system))
- MB91F52xM/ MB91F52xY: 128 MHz (Source oscillation = 4.0 MHz and 32 multiplied (PLL clock multiplication system))
- General-purpose register : 32-bit ×16 sets
- 16-bit fixed length instructions (basic instruction), 1 instruction per cycle
- Instructions appropriate to embedded applications
  - □ Memory-to-memory transfer instruction
  - □ Bit processing instruction
  - □ Barrel shift instruction etc.
- High-level language support instructions
- □ Function entry/exit instructions
- □ Register content multi-load and store instructions
- Bit search instructions
  - □ Logical 1 detection, 0 detection, and change-point detection
- Branch instructions with delay slot
  - □ Decrease overhead during branch process
- Register interlock function
  - □ Easy assembler writing
- Built-in multiplier and instruction level support
- ☐ Signed 32-bit multiplication: 5 cycles
- □ Signed 16-bit multiplication : 3 cycles
- Interrupt (PC/PS saving)
  - □ 6 cycles (16 priority levels)
- The Harvard architecture allows simultaneous execution of program and data access.
- Instruction compatibility with the FR family
- Built-in memory protection function (MPU)
  - □ Eight protection areas can be specified commonly for instructions and the data.
  - Control access privilege in both privilege mode and user mode.
- Built-in FPU (floating point arithmetic)

- □ IEEE754 compliant
- □ Floating-point register 32-bit × 16 sets

#### **Peripheral Functions**

- Clock generation (equipped with SSCG function)
- Main oscillation (4MHz to 16MHz)
  - □ Sub oscillation (32kHz) or no sub oscillation PLL multiplication rate
    - : 1 to 20 times for MB91F52xR/MB91F52xU (LQS144/LQN144/LQP176)
    - : 1 to 32 times for MB91F52xR/MB91F52xU (LES144/LEP176)
    - : 1 to 32 times for MB91F52xM/MB91F52xY
- 100 kHz CR oscillator mounted
- Maximum operating frequency:
- Peripheral bus clock: 40MHz
- External bus clock: 40MHz
- Built-in Program flash capacity
- MB91F527: 1536KB + 64KB
- MB91F528 : 2048KB + 64KB
- Built-in Data flash (WorkFlash) 64KB
- Built-in RAM capacity
  - □ Main RAM

MB91F527: 192KB

MB91F528: 192KB + 128KB (128KB located in the

AHB area, a penalty given at access)

- □ Backup RAM 16KB
- General-purpose ports :

 $MB91F527R/MB91F528R: 115 \ (none \ sub \ oscillation), \ 113 \ (with$ 

sub oscillation)

MB91F527U/MB91F528U: 147 (none sub oscillation), 145 (with

sub oscillation)

MB91F527M/MB91F528M : 177 (none sub oscillation), 175

(with sub oscillation)

MB91F527Y/MB91F528Y 219 (none sub oscillation), 217

(with sub oscillation)

Included I<sup>2</sup>C pseudo open drain ports: Max. 30

- External bus interface
  - · 22-bit address, 8/16-bit data
- DMA Controller
  - Up to 16 channels can be started simultaneously.

Cypress Semiconductor Corporation Document Number: 002-04669 Rev. \*D 198 Champion Court

San Jose, CA 95134-1709

• 408-943-2600 Revised June 22, 2016



- 2 transfer factors (Internal peripheral request and software)
- A/D converter (successive approximation type)
  - □ 12-bit resolution : Max. 64 channels (32 channels +32 channels)
- □ Conversion time : 1.4µs■ D/A converter (R-2R type)
  - □ 8-bit resolution : 2 channels
- External interrupt input: Max. 24 channels
- Level ("H" / "L"), or edge detection (rising or falling) supported
- Multi-function serial communication (built-in transmission/reception FIFO memory): Max. 20 channels 5V tolerant input 8 channels (ch.6, ch.8, ch.9, ch.11, ch.16 to ch.19) CMOS hysteresis input
  - < UART (Asynchronous serial interface) >
  - Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
  - □ Parity or no parity is selectable.
  - □ Built-in dedicated baud rate generator
- ☐ The external clock can be used as the transfer clock
- □ Parity, frame, and overrun error detect functions provided
- □ DMA transfer support
- <CSIO (Synchronous serial interface) >
- Full-duplex double buffering system, 64-byte transmission FIFO, memory, 64-byte reception FIFO memory
- SPI supported; master and slave systems supported;
   5-bit to 16-bit, 20-bit, 24-bit, 32-bit data length can be set.
- ☐ Built-in dedicated baud rate generator (Master operation)
- ☐ The external clock can be entered. (Slave operation)
- □ Overrun error detection function is provided
- □ DMA transfer support
- □ Serial chip select SPI function
- <LIN (Asynchronous Serial Interface for LIN) >
- Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
- □ LIN protocol revision 2.1 supported
- □ Master and slave systems supported
- □ Framing error and overrun error detection
- LIN synch break generation and detection; LIN synch delimiter generation
- Built-in dedicated baud rate generator
- ☐ The external clock can be adjusted by the reload counter
- DMA transfer support
- □ Hardware assist function
- < I2C >
- 10 channels (ch.3, ch.4, ch.12 to ch.19) Standard mode / Fast mode supported
- 5 channels (ch.5 to ch.8, ch.11) Standard mode supported
- Full-duplex double buffering system, 64-byte transmission FIFO memory, 64-byte reception FIFO memory
- Standard mode (Max. 100kbps) / Fast mode (Max. 400kbps) supported
- DMA transfer supported (for transmission only)

- CAN: 6 channels
- □ Transfer speed : Up to 1Mbps
- 128-transmission/reception message buffering : 6 channels
- FlexRay controller: 1 unit (ch.A/ch.B)
- FlexRay specification version 2.1 supported
  - Max. 128-message buffer configuration
  - 8KB message RAM
- □ Variable-length message buffer configuration
- Each message buffer can be configured as a part of a reception buffer, transmission buffer, or reception FIFO.
- Host access to message buffers through input and output buffers
- □ Filtering the slot counter, cycle counter, and channels
- □ Maskable interrupts
- PPG: 16-bit × Max. 88 channels
- ☐ LED drive output 4 channels (ch.11 to ch.14)
- Reload timer: 16-bit × 8 channels
- Free-run timer :
  - 16-bit × 3 channels
  - 32-bit × Max. 8 channels
- Input capture :
  - 16-bit × 4 channels (linked to the free-run timer) 32-bit × Max. 8 channels (linked to the free-run timer)
- Output compare :
  - 16-bit × 6 channels (linked to the free-run timer) 32-bit × Max. 8 channels (linked to the free-run timer)
- Wave generator : 6 channels
- U/D counter:
- □ 8/16-bit up/down counter × Max. 4 channels
- Real-time clock (RTC) (for day, hours, minutes, seconds)
- Main oscillation / sub oscillation frequency can be selected for the operation clock.
- Calibration: A real-time clock (RTC) of the sub clock drive.
- ☐ The main clock to sub clock ratio can be corrected by setting the real-time clock prescaler
- Clock Supervisor
  - Monitoring abnormality (damage of crystal etc.) of sub oscillation (32kHz) (dual clock products) and main oscillation (4 MHz).
  - When abnormality is detected, it switches to the CR clock.
- For some devices, ON/OFF can be selected as the initial value.
- Base timer: 2 channels
- □ 16-bit timer
- □ The timer mode is selected from PWM/PPG/PWC/reload.
- In the cascaded mode, a pair of 16-bit timers can be used as one 32-bit timer.
- CRC generation
- Watchdog timer
  - □ Hardware watchdog
- □ Software watchdog (An effective range of a clear counter can be set.)
- NMI



- Interrupt controller
- Interrupt request batch read
- Multiple interrupts from peripherals can be read by a series of registers.
- I/O relocation
- Peripheral function pins can be reassigned.
- Low-power consumption mode
  - □ Sleep / Stop / Watch / Sub RUN mode
  - □ Stop (power shutdown) / Watch (power shutdown) mode
- Power on reset
- Low-voltage detection reset (External power supply and Internal power supply are independently observed.)
- For some devices, ON/OFF can be selected as the initial value for external power supply.
- Tuning RAM
- Capacity: 128 KB

- Can be used as RAM for data tuning.
- JTAG pins (TRST, TCK, TMS, TDI, TDO)
- Device Package: 144/176/208/416
- CMOS 90nm Technology
- Power supplies
  - □ 5V or 3V Power supply
  - The internal 1.2V is generated from 5V with the voltage step-down regulator.
  - Restriction on the power-on sequence (from VCC to VCCE)
- □ Applying a voltage higher than the power supply voltage to an analog signal input is prohibited.
- Operation guaranteed voltage range (recommended): 3.0V to 5.5V (within the range guaranteed by AC and DC spec)
- Operation guaranteed voltage range: 2.7V to 5.5V



### **Contents**

1.	Product Lineup	5
2.	Pin Assignment	14
3.	Pin Description	18
4.	I/O Circuit Type	43
5.	Handling Precautions	49
6.	Handling Devices	52
7.	Block Diagram	55
В.	Memory Map	59
9.	I/O Map	60
10.	Interrupt Vector Table	144
11.	Electrical Characteristics	161
12.	Recommended Operating Conditions	163
13.	DC Characteristics	164
14.	AC Characteristics	171
15.	Flash Memory	220
16.	D/A Converter	221
17.	Example Characteristics	222
18.	Ordering Information MB91F52xxxC <sup>*1</sup>	225
19.	Ordering Information MB91F52xxxD	229
20.	Ordering Information MB91F52xxxE	231
21.	Package Dimensions	233
22.	Errata	241
~~	Maior Changes	0.40



## **Product Lineup**

ct lineup comparison 144 pins							
	MB91F527R	MB91F528R					
System Clock	On-chip PLL Clock multiple method						
Minimum instruction execution time	12.5ns(80MHz) (LQS144/LQN144) 8.0ns(128MHz) (LES144)						
FLASH Capacity (Program)	1536KB + 64KB	2048KB + 64KB					
FLASH Capacity (Data)		64KB					
RAM Capacity	192KB + 16KB	(192KB + 128KB) + 16KB					
External Bus I/F (22 address/16 data/4cs)		Yes					
DMA Transfer		16 channels					
16-bit Base Timer		2 channels					
Free-run Timer	16-bit × 3 channels, 32-bit × 3 channels						
Input capture	16-bit × 4 channels, 32-bit × 6 channels						
Output Compare	16-bit × 6 channels, 32-bit × 6 channels						
16-bit Reload Timer	8 channels						
PPG	16-bit × 44 channels *2						
Up/down Counter	2 channels						
Clock Supervisor	Yes						
External interrupt	8 channels × 2 units						
A/D	12-bit × 32 channels (1 unit), 12-bit × 16 channels (1 unit)						
D/A (8-bit)	2 channels						
Multi-Function Serial	12 channels *3						
CAN	128msg × 6 channels						
FlexRay	1 channel						
Hardware watchdog	Yes						
CRC generation	Yes						
Low-voltage detection reset	Yes						

Document Number: 002-04669 Rev. \*D Page 5 of 254



	MB91F527R	MB91F528R							
Flash Security	Yes								
ECC Flash/WorkFlash	Yes								
ECC RAM		Yes							
Memory Protection Function (MPU)		Yes							
Floating-point arithmetic (FPU)		Yes							
Real Time Clock (RTC)		Yes							
General-purpose port (#GPIOs)	115 ports (no sub	clock) / 113 ports (with sub clock)							
SSCG		Yes							
Sub clock		Yes							
CR oscillator		Yes							
NMI request function	Yes								
OCD (On Chip Debug)	Yes								
TPU (Timing Protection Unit)		Yes							
Key Code Register		Yes							
Wave Generator		6 channels							
Tuning RAM	None	Yes							
JTAG	Yes								
Operation guaranteed temperature (Ta)	-40°C to +125°C *1								
Power supply	2.7 V to 5.5 V *4  VCCE = 5.0 V±10% or VCCE = 3.0 V to 3.6 V  (VCCE: 1-pin to 39-pin and 128-pin to 144-pin power supply)  (External bus I/F: 3.0 V to 3.6 V)								
Package									

- \*1: The limitation with the package has been described by the item of the power consumption of "Absolute maximum ratings".
- \*2: PPG output pins on ch.38 and ch.39 do not exist. See "Pins of PPG (ch.0 to ch.87)."
- \*3: Only channel 3 and channel 4 support the I<sup>2</sup>C (fast mode/standard mode).

  Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I<sup>2</sup>C (standard mode).
- \*4: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V).

  This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage.

  Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



Page 7 of 254

Product lineup comparison 176 pins

ct lineup comparison 176 pins	1							
	MB91F527U	MB91F528U						
System Clock	On-chip PLL Clock multiple method							
Minimum instruction execution time		ns(80MHz) (LQP176) s(128MHz) (LEP176)						
FLASH Capacity (Program)	1536KB + 64KB	2048KB + 64KB						
FLASH Capacity (Data)		64KB						
RAM Capacity	192KB + 16KB	(192KB + 128KB) + 16KB						
External Bus I/F (22 address/16 data/4cs)		Yes						
DMA Transfer		16 channels						
16-bit Base Timer		2 channels						
Free-run Timer	16-bit × 3 ch	nannels, 32-bit × 3 channels						
Input capture	16-bit × 4 channels, 32-bit × 6 channels							
Output Compare	16-bit × 6 channels, 32-bit × 6 channels							
16-bit Reload Timer	8 channels							
PPG	16-bit × 48 channels							
Up/down Counter	2 channels							
Clock Supervisor	Yes							
External interrupt	8 channels × 2 units							
A/D	12-bit × 32 channels	(1 unit), 12-bit × 16 channels (1 unit)						
D/A (8-bit)		2 channels						
Multi-Function Serial		12 channels *2						
CAN	128	8msg × 6 channels						
FlexRay		1 channel						
Hardware watchdog		Yes						
CRC generation		Yes						
Low-voltage detection reset	Yes							



	MB91F527U	MB91F528U					
Flash Security	Yes						
ECC Flash/WorkFlash	Yes						
ECC RAM		Yes					
Memory Protection Function (MPU)		Yes					
Floating-point arithmetic (FPU)		Yes					
Real Time Clock (RTC)		Yes					
General-purpose port (#GPIOs)	147 ports (no sub	clock) / 145 ports (with sub clock)					
SSCG		Yes					
Sub clock		Yes					
CR oscillator	Yes						
NMI request function	Yes						
OCD (On Chip Debug)		Yes					
TPU (Timing Protection Unit)		Yes					
Key Code Register		Yes					
Wave Generator		6 channels					
Tuning RAM	None	Yes					
JTAG	Yes						
Operation guaranteed temperature (Ta)	-40°C to +125°C *1						
Power supply	2.7 V to 5.5 V *3  VCCE = 5.0 V±10% or VCCE = 3.0 V to 3.6 V  (VCCE: 1-pin to 49-pin and 156-pin to 176-pin power supply)  (External bus I/F: 3.0 V to 3.6 V)						
Package	LQP176 / LEP176						

- \*1: The limitation with the package has been described by the item of the power consumption of "Absolute maximum ratings".
- \*2: Only channel 3 and channel 4 support the I<sup>2</sup>C (high-speed mode/standard mode).

  Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I<sup>2</sup>C (standard mode).
- \*3: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage.

  Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

Document Number: 002-04669 Rev. \*D Page 8 of 254



Produc

ct lineup comparison 208 pins	MB91F527M	MB91F528M					
System Clock	On-chip PLL Clock multiple method						
Minimum instruction execution time	8.0ns (128MHz)						
FLASH Capacity (Program)	1536KB + 64KB	2048KB + 64KB					
FLASH Capacity (Data)		64KB					
RAM Capacity	192KB + 16KB	(192KB + 128KB) + 16KB					
External Bus I/F (22 address/16 data/4cs)		Yes					
DMA Transfer		16 channels					
16-bit Base Timer		2 channels					
Free-run Timer	16-bit × 3 channels, 32-bit × 8 channels						
Input capture	16-bit × 4 channels, 32-bit × 8 channels						
Output Compare	16-bit × 6 channels, 32-bit × 8 channels						
16-bit Reload Timer	8 channels						
PPG	16-bit × 64 channels						
Up/down Counter	4 channels						
Clock Supervisor	Yes						
External interrupt	8 channels × 3 units						
A/D	12-bit × 32 channels (2 units)						
D/A (8-bit)	2 channels						
Multi-Function Serial	20 channels *2						
CAN	128	Bmsg × 6 channels					
FlexRay	1 channel						
Hardware watchdog	Yes						
CRC generation	Yes						
Low-voltage detection reset	Yes						

Document Number: 002-04669 Rev. \*D Page 9 of 254



	MB91F527M	MB91F528M							
Flash Security	Yes								
ECC Flash/WorkFlash	Yes								
ECC RAM	Yes								
Memory Protection Function (MPU)		Yes							
Floating-point arithmetic (FPU)		Yes							
Real Time Clock (RTC)		Yes							
General-purpose port (#GPIOs)	177 ports (no sub c	lock) / 175 ports (with sub clock)							
SSCG		Yes							
Sub clock		Yes							
CR oscillator	Yes								
NMI request function	Yes								
OCD(On Chip Debug)		Yes							
TPU (Timing Protection Unit)		Yes							
Key Code Register		Yes							
Wave Generator		6 channels							
Tuning RAM	None	Yes							
JTAG		Yes							
Operation guaranteed temperature (Ta)	-40°C to +125°C *1								
Power supply	$2.7 \text{ V to } 5.5 \text{ V}^{+3}$ $\text{VCCE} = 5.0 \text{ V} \pm 10\% \text{ or VCCE} = 3.0 \text{ V to } 3.6 \text{ V}$ $(\text{VCCE: 1-pin to } 57\text{-pin and } 188\text{-pin to } 208\text{-pin power supply})$ $(\text{External bus } 1/\text{F: } 3.0 \text{ V to } 3.6 \text{ V})$								
Package	age LQR208 / LER208								

<sup>\*1:</sup> The limitation with the package has been described by the item of the power consumption of "Absolute maximum ratings".

Document Number: 002-04669 Rev. \*D Page 10 of 254

<sup>\*2:</sup> Only channel 3, channel 4 and channel 12 to channel 19 support the I<sup>2</sup>C (high-speed mode/standard mode). Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I<sup>2</sup>C (standard mode)

<sup>\*3:</sup> The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V).

This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage.

Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



Product lineup comparison 416 pins

t lineup comparison 416 pins								
	MB91F527Y	MB91F528Y						
System Clock	On-chip PLL Clock multiple method							
Minimum instruction execution time	8.0ns (128MHz)							
FLASH Capacity (Program)	1536KB + 64KB 2048KB + 64KB							
FLASH Capacity (Data)		64KB						
RAM Capacity	192KB + 16KB	(192KB + 128KB) + 16KB						
External Bus I/F (22 address/16 data/4cs)		Yes						
DMA Transfer		16 channels						
16-bit Base Timer		2 channels						
Free-run Timer	16-bit × 3 c	channels, 32-bit × 8 channels						
Input capture	16-bit × 4 channels, 32-bit × 8 channels							
Output Compare	16-bit × 6 channels, 32-bit × 8 channels							
16-bit Reload Timer	8 channels							
PPG	16-bit × 88 channels							
Up/down Counter	4 channels							
Clock Supervisor	Yes							
External interrupt	8 channels × 3 units							
A/D	12-bit × 32 channels (2 units)							
D/A (8-bit)		2 channels						
Multi-Function Serial	20 channels *1							
CAN	128msg × 6 channels							
FlexRay	1 channel							
Hardware watchdog	Yes							
CRC generation	Yes							
Low-voltage detection reset	Yes							
Flash Security	Yes							
ECC Flash/WorkFlash	Yes							



	MB91F527Y	MB91F528Y					
ECC RAM	Yes						
Memory Protection Function (MPU)	Yes						
Floating-point arithmetic (FPU)		Yes					
Real Time Clock (RTC)		Yes					
General-purpose port (#GPIOs)	219 ports (no sub	clock) / 217 ports (with sub clock)					
SSCG		Yes					
Sub clock		Yes					
CR oscillator	Yes						
NMI request function	Yes						
OCD(On Chip Debug)	Yes						
TPU (Timing Protection Unit)	Yes						
Key Code Register	Yes						
Wave Generator	6 channels						
Tuning RAM	None	Yes					
JTAG	Yes						
Operation guaranteed temperature (Ta)	-40°C to +125°C						
Power supply	VCCE = 5.0 V± (VCCE	2.7 V to 5.5 V *2 .10% or VCCE = 3.0 V to 3.6 V :: See pin assignment) I bus I/F: 3.0 V to 3.6 V)					
Package	PAB416						

<sup>\*1:</sup> Only channel 3, channel 4 and channel 12 to channel 19 support the I<sup>2</sup>C (high-speed mode/standard mode). Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I<sup>2</sup>C (standard mode).

<sup>\*2:</sup> The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V).

This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operationvoltage, as these detection levels are below the minimum guaranteed MCU operation voltage.

Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



Table for Clock Supervisor and External Low Voltage Detection Reset Initial Value ON/OFF

Clock	Initial value of clock supervisor	Initial value of external low-voltage detection reset	Function
	ON	ON	S
Single	ON	OFF	U
Single	OFF	ON	Н
	OFF	OFF	K
	ON	ON	W
Dual	ON	OFF	Υ
Duai	OFF	ON	J
	OFF	OFF	L



⊢Revision: C, D, E

→ Function: See Table 3-5

→ PKG Type: R 144 pin

U 176 pin

M 208 pin

Y PAB 416 pin

→Memory Size: 7 1.5MB


8 2MB



### 2. Pin Assignment

#### MB91F52xR

MB91F527R, MB91F528R






Page 15 of 254

#### MB91F52xU


MB91F527U, MB91F528U





#### MB91F52xM

MB91F527M, MB91F528M





#### MB91F52xY

MB91F527Y, MB91F528Y

	1	2	3	4	5	6	7	8	9	10	11	12	op	viev	<b>V</b>	16	17	18	19	20	21	22	23	24	25	26
Α	VSS B 1	VSS B 100	VCCE B 99	P014 B 98	P012 B 97	P010 B 96	P006 B 95	P004 B 94	P002 B 93	P000 B 92	VCCE B 91	VSS B 90	C B 89	VCC B 88	VSS B 87	P136 B 86	P135 B 85	VSS B 84	X1 B 83	X0 B 82	VSS B 81	P125 B 80	MD1 B 79	VCC B 78	VSS B 77	VSS B 76
в	VSS B 2	VSS B 101	VCCE B 192	VSS B 191	P013 B 190	P011 B 189	P007 B 188	P005 B 187	P003 B 186	P001 B 185	VCCE B 184	VSS B 183	VSS B 182	VCC B 181	RSTX B 180	VSS B 179	VSS B 178	P291 B 177	VSS B 176	VSS B 175	P230 B 174	P286 B 173	MD0 B 172	VCC B 171	VSS B 170	VSS B 75
С	P015 B 3	VSS B 102	VSS B 193	P296 B 276	P295 B 275	P294 B 274	VSS B 273	VSS B 272	P234 B 271	P293 B 270	P165 B 269	VSS B 268	VSS B 267	VSS B 266	VSS B 265	P162 B 264	P127 B 263	P126 B 262	P233 B 261	P231 B 260	P287 B 259	P160 B 258	VSS B 257	VSS B 256	P284 B 169	DEBUGII B 74
D	P016 B 4	P017 B 103	P240 B 194	VSS B 277	P297 B 352	P167 B 351	P237 B 350	P236 B 349	P235 B 348	P166 B 347	P292 B 346	P164 B 345	VSS B 344	P134 B 343	P133 B 342	P163 B 341	P130 B 340	P290 B 339	P232 B 338	P124 B 337	P161 B 336	P285 B 335	VSS B 334	VSS B 255	P226 B 168	P121 B 73
E	P020 B 5	P021 B 104	P170 B 195	P241 B 278	Index																		P123 B 333	P227 B 254	P122 B 167	P282 B 72
F	P022 B 6	P023 B 105	VSS B 196	P171 B 279			Po	wer	supp	ly G	r.2					Po	ower	supp	oly G	r.1			P197 B 332	VSS B 253	P283 B 166	P115 B 71
G	P024 B 7	P025 B 106	VSS B 197	P242 B 280																			P225 B 331	VSS B 252	P116 B 165	P280 B 70
н	P026 B 8	VSS B 107	VSS B 198	P243 B 281																			P120 B 330	P117 B 251	P281 B 164	P194 B 69
J	P027 B 9	P030 B 108	P244 B 199	P245 B 282																			P196 B 329	VSS B 250	P195 B 163	P111 B 68
ĸ	P031 B 10	P032 B 109	P172 B 200	P173 B 283						VSS B 353	VSS B 380	VSS B 379	VSS B 378	VSS B 377	VSS B 376	VSS B 375	VSS B 374						P114 B 328	VSS B 249	P113 B 162	P112 B 67
L	P033 B 11	P034 B 110	P200 B 201	P201 B 284						VSS B 354	VSS B 381	VSS B 400	VSS B 399	VSS B 398	VSS B 397	VSS B 396	VSS B 373						P110 B 327	P277 B 248	NMIX B 161	P155 B 66
м	VCCE B 12	VCCE B 111	P202 B 202	P203 B 285						VSS B 355	VSS B 382	VSS B 401	VSS B 412	VSS B 411	VSS B 410	VSS B 395	VSS B 372						VSS B 326	VSS B 247	VSS B 160	VSS B 65
N	VSS B 13	VSS B 112	VSS B 203	VSS B 286						VSS B 356	VSS B 383	VSS B 402	VSS B 413	VSS B 416	VSS B 409	VSS B 394	VSS B 371						P154 B 325	VSS B 246	VCC B 159	VCC B 64
,	VSS B 14	VSS B 113	VSS B 204	VSS B 287						VSS B 357	VSS B 384	VSS B 403	VSS B 414	VSS B 415	VSS B 408	VSS B 393	VSS B 370						P107 B 324	P106 B 245	P105 B 158	P193 B 63
R	P035 B 15	P036 B 114	P150 B 205	P151 B 288						VSS B 358	VSS B 385	VSS B 404	VSS B 405	VSS B 406	VSS B 407	VSS B 392	VSS B 369						P104 B 323	VSS B 244	P103 B 157	P102 B 62
т	P037 B 16	P040 B 115	VSS B 206	P174 B 289						VSS B 359	VSS B 386	VSS B 387	VSS B 388	VSS B 389	VSS B 390	VSS B 391	VSS B 368						P101 B 322	VSS B 243	P100 B 156	AVCC0 B 61
U	P041 B 17	P042 B 116	VSS B 207	P175 B 290						VSS B 360	VSS B 361	VSS B 362	VSS B 363	VSS B 364	VSS B 365	VSS B 366	VSS B 367						P221 B 321	P275 B 242	P276 B 155	AVRH0 B 60
v	P043 B 18	P044 B 117	P204 B 208	P205 B 291																			P096 B 320	VSS B 241	P222 B 154	AVRL0 B 59
N	P045 B 19	P046 B 118	VSS B 209	P206 B 292																			P093 B 319	VSS B 240	P220 B 153	AVSS0 B 58
Υ	P047 B 20	P050 B 119	VSS B 210	P207 B 293																			P092 B 318	P273 B 239	P095 B 152	P097 B 57
A	P051 B 21	P052 B 120	P176 B 211	P177 B 294																			P270 B 317	VSS B 238	P272 B 151	P094 B 56
æ	P053 B 22	P054 B 121	P250 B 212	P251 B 295																			P267 B 316	P090 B 237	P091 B 150	P192 B 55
vC	P252 B 23	P253 B 122	VSS B 213	VSS B 296	P180 B 297	P181 B 298	P182 B 299	P211 B 300	VSS B 301	P061 B 302	P063 B 303	P065 B 304	P066 B 305	P072 B 306	P263 B 307	P074 B 308	P265 B 309	P080 B 310	P082 B 311	TCK B 312	P083 B 313	P086 B 314	VSS B 315	P266 B 236	P191 B 149	P271 B 54
ΝD	VCCE B 24	VCCE B 123	VSS B 214	VSS B 215	P255 B 216	P256 B 217	VSS B 218	P213 B 219	VSS B 220	VSS B 221	P062 B 222	VSS B 223	VSS B 224	P071 B 225	VSS B 226	VSS B 227	P076 B 228	VSS B 229	VSS B 230	TDI B 231	VSS B 232	VSS B 233	P085 B 234	VSS B 235	P087 B 148	P190 B 53
Æ	VSS B 25	VSS B 124	P056 B 125	P254 B 126	P057 B 127	P210 B 128	P212 B 129	P060 B 130	VSS B 131	VCC B 132	VCC B 133	P064 B 134	P185 B 135	P070 B 136	P262 B 137	P187 B 138	P216 B 139	P075 B 140	P264 B 141	P153 B 142	TDO B 143	TRST B 144	TMS B 145	VCC B 146	VSS B 147	VSS B 52
VF	VSS B 26	VSS B 27	P055 B 28	AVCC1 B 29	AVRH1 B 30	AVRL1 B 31	AVSS1 B 32	VSS B 33	VSS B 34	VCC B 35	VCC B 36	P183 B 37	P184 B 38	P067 B 39	P073 B 40	P186 B 41	P215 B 42	P214 B 43	P217 B 44	P077 B 45	P152 B 46	P081 B 47	P084 B 48	VCC B 49	VSS B 50	VSS B 51
	1	2	3	4	5	6	7	8	9	10	11	12	PAE	14	15	16	17	18	19	20	21	22	23	24	25	26



# 3. Pin Description

Pin Number			D'. N.	rity	I/O	F (* * 2*				
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function* <sup>2</sup>			
-	-	-	D3	P240	-	Α	General-purpose I/O port			
-	-	-	E4	P241	-	Α	General-purpose I/O port			
				P015	-		General-purpose I/O port			
2	2	2	C1	D29	-	R	External Bus data bit29 I/O pin			
				TRG0_0	- PF	PPG trigger 0 input pin(0)				
				P016	-		General-purpose I/O port			
3	3	3	D1	D30	-	R	External Bus data bit30 I/O pin			
				TRG1_0	-		PPG trigger 1 input pin(0)			
	4	4	E3	P170	-	۸	General-purpose I/O port			
_	4	4	Ęŷ	PPG36_1	-	Α	PPG ch.36 output pin(1)			
				P017	-		General-purpose I/O port			
4	5	5	D2	D31	-	R	External Bus data bit31 I/O pin			
				TRG2_0	-		PPG trigger 2 input pin(0)			
	6	6	P171 -		۸	General-purpose I/O port				
_	b	6	F4	PPG37_1	-	Α	PPG ch.37 output pin(1)			
			04	P242	-	۸	General-purpose I/O port			
_		-	G4	TRG16_0	-	Α	PPG trigger 16 input pin(0)			
			P243 -		^	General-purpose I/O port				
_	-	-	H4	TRG17_0	-	Α	PPG trigger 17 input pin(0)			
				P020	-		General-purpose I/O port			
				ASX	-		External Bus address strobe output pin			
5	7	7	7	7	7	E1	SIN3_1	-	F	Multi-function serial ch.3 serial data input pin(1)
5	1	,	<u> </u>	TRG3_0	-	Г	PPG trigger 3 input pin(0)			
				TIN0_2	-		Reload timer ch.0 event input pin(2)			
				RTO5_1	-		Waveform generator ch.5 output pin(1)			
				P021	-		General-purpose I/O port			
				CS0X	-		External Bus chip select 0 output pin			
6	8	8	E2	SOT3_1	-	Α	Multi-function serial ch.3 serial data output pin(1)			
				TRG6_1	-		PPG trigger 6 input pin(1)			
				TRG4_0 -			PPG trigger 4 input pin(0)			
				P022	-		General-purpose I/O port			
				CS1X	-		External Bus chip select 1 output pin			
7	9	9	F1	SCK3_1	-	F	Multi-function serial ch.3 clock I/O pin(1)			
				TRG7_1	-		PPG trigger 7 input pin(1)			
				TRG5_0	_		PPG trigger 5 input pin(0)			

Document Number: 002-04669 Rev. \*D Page **18** of **254** 



	Pin	Numbei	r	<b>-</b>	rity	I/O	<b>-</b>
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function* <sup>2</sup>
				P023	-		General-purpose I/O port
				RDX	-		External Bus read strobe output pin
8	10	10	F2	SCS3_1	-	Α	Serial chip select 3 I/O pin(1)
				PPG32_0	-		PPG ch.32 output pin(0)
				TIN0_0	-		Reload timer ch.0 event input pin(0)
_	_	_	J3	P244	-	Α	General-purpose I/O port
		_		PPG64_0	-		PPG ch.64 output pin(0)
		_	J4	P245	-	Α	General-purpose I/O port
		_	J <del>-1</del>	PPG65_0	-	Λ	PPG ch.65 output pin(0)
				P024	-		General-purpose I/O port
				WR0X	-		External Bus write strobe 0 output pin
				SIN4_1	-		Multi-function serial ch.4 serial data input pin(1)
9	11	11	G1	PPG24_0	-	F	PPG ch.24 output pin(0)
				TIN1_0	-		Reload timer ch.1 event input pin(0)
				RTO4_1	-	-	Waveform generator ch.4 output pin(1)
				INT15_0	-		INT15 external interrupt input pin(0)
				P025	-		General-purpose I/O port
				WR1X	-	А	External Bus write strobe 1 output pin
10	12	12	G2	SOT4_1	-		Multi-function serial ch.4 serial data output pin(1)
				PPG25_0	-		PPG ch.25 output pin(0)
				TIN2_0	-		Reload timer ch.2 event input pin(0)
				P172	-	_	General-purpose I/O port
-	13	13	K3	PPG38_1	-	Α	PPG ch.38 output pin(1)
				P026	-		General-purpose I/O port
				A00	-		External Bus address bit0 output pin
11	14	14	H1	SCK4_1	-	F	Multi-function serial ch.4 clock I/O pin(1)
				PPG26 0	-		PPG ch.26 output pin(0)
				 TIN3_0	-		Reload timer ch.3 event input pin(0)
				P027	_		General-purpose I/O port
				A01	-		External Bus address bit1 output pin
				SCS40_1	-		Serial chip select 40 I/O pin(1)
12	15	15	J1	PPG27_0	-	Α	PPG ch.27 output pin(0)
				TOT0_0	_		Reload timer ch.0 output pin(0)
				RTO3 1	-		Waveform generator ch.3 output pin(1)
				P173	-		General-purpose I/O port
-	16	16	K4	PPG39_1	† <u>-</u>	Α	PPG ch.39 output pin(1)

Document Number: 002-04669 Rev. \*D Page **19** of **254** 



	Pin	Numbei	ſ	D. N.	rity	I/O	Function* <sup>2</sup>
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function
				P030	-		General-purpose I/O port
				A02	-		External Bus address bit2 output pin
13	17	17	J2	SCS41_1	-	Α	Serial chip select 41 output pin(1)
				PPG28_0	-		PPG ch.28 output pin(0)
				TOT1_0	-		Reload timer ch.1 output pin(0)
				P031	-		General-purpose I/O port
				A03	-		External Bus address bit3 output pin
14	18	18	K1	SCS42_1	-	Α	Serial chip select 42 output pin(1)
				PPG29_0	-		PPG ch.29 output pin(0)
				TOT2_0	-		Reload timer ch.2 output pin(0)
				P032	-		General-purpose I/O port
				A04	-		External Bus address bit4 output pin
45	40	40	K0	SCS43_1	-	Α	Serial chip select 43 output pin(1)
15	19	19	K2	PPG30_0	-		PPG ch.30 output pin(0)
				TOT3_0	-		Reload timer ch.3 output pin(0)
				RTO2_1	-		Waveform generator ch.2 output pin(1)
				P200	-		General-purpose I/O port
				SCK12_0/SCL12	_		Multi-function serial ch.12 clock I/O pin(0)/
-	-	20	L3	30K12_0/30L12	_	Q	I <sup>2</sup> C bus serial clock I/O pin
				AN63	-		ADC analog 63 input pin
				TRG12_0	-		PPG trigger 12 input pin(0)
				P201	-		General-purpose I/O port
-	-	21	L4	SOT12_0/SDA12	-	Q	Multi-function serial ch.12 serial data output pin(0)/I <sup>2</sup> C bus serial data I/O pin
				AN62	-		ADC analog 62 input pin
				TRG13_0	-		PPG trigger 13 input pin(0)
				P202	-		General-purpose I/O port
				SIN12_0	-	0	Multi-function serial ch.12 serial data input pin(0)
-	-	22	М3	AN61	-	G	ADC analog 61 input pin
				INT16_0	-		INT16 external interrupt input pin(0)
				P203	-		General-purpose I/O port
-	-	23	M4	SCS12_0	-	В	Serial chip select 12 I/O pin(0)
				AN60	-		ADC analog 60 input pin

Document Number: 002-04669 Rev. \*D Page **20** of **254** 



Page 21 of 254

	Pin	Numbe	r	Din Nama	rrity	I/O	Function* <sup>2</sup>
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function*
				P033	-		General-purpose I/O port
				A05	-		External Bus address bit5 output pin
				PPG31_0	-		PPG ch.31 output pin(0)
16	20	24	L1	ICU3_3	-	Α	Input capture ch.3 input pin(3)
				TIN4_0	-		Reload timer ch.4 event input pin(0)
				RTO1_1	-		Waveform generator ch.1 output pin(1)
				SCK3_2	-		Multi-function serial ch.3 clock I/O pin(2)
				P034	-		General-purpose I/O port
				A06	-		External Bus address bit6 output pin
				OCU11_1	-		Output compare ch.11 output pin(1)
17	21	25	L2	ICU2_3	-	Α	Input capture ch.2 input pin(3)
				TIN5_0	-		Reload timer ch.5 event input pin(0)
				RTO0_1	-		Waveform generator ch.0 output pin(1)
				SOT3_2	-		Multi-function serial ch.3 serial data output pin(2)
				P150	-		General-purpose I/O port
		2 26	R3	RDY_1	-	F	External Bus RDY input pin (1)
				SOT8_0/SDA8	-		Multi-function serial ch.8 serial data output pin(0)/l <sup>2</sup> C bus serial data I/O pin
18	22			OCU10_1	-		Output compare ch.10 output pin(1)
				TRG6 0	-		PPG trigger 6 input pin(0)
				ICU1_3	-		Input capture ch.1 input pin(3)
				 TIN6_0	_		Reload timer ch.6 event input pin(0)
				P151	_		General-purpose I/O port
				SCK8_0/SCL8	-		Multi-function serial ch.8 clock I/O pin(0)/ I <sup>2</sup> C bus serial clock I/O pin
				OCU9 1	_		Output compare ch.9 output pin(1)
19	23	27	R4	TRG7_0	_	F	PPG trigger 7 input pin(0)
.0				ICU0_3	-	·	Input capture ch.0 input pin(3)
				TIN7_0	-		Reload timer ch.7 event input pin(0)
				ZIN0 2	-		U/D counter ch.0 ZIN input pin(2)
				DTTI 1	-		Waveform generator ch.0-ch.5 input pin(1)
				P035	-		General-purpose I/O port
				A07	-		External Bus address bit7 output pin
				SIN8_0	-		Multi-function serial ch.8 serial data input pin(0)
20	24	28	R1	OCU8_1	-	I	Output compare ch.8 output pin(1)
				TOT4_0	-		Reload timer ch.4 output pin(0)
			-	AINO_0	-		U/D counter ch.0 AIN input pin(0)
				INT11_0	-		INT11 external interrupt input pin(0)



	Pin	Numbe	r		rity	I/O	2
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function* <sup>2</sup>
				P036	-		General-purpose I/O port
				A08	-		External Bus address bit8 output pin
21	25	20	Da	SCS8_0	-	۸	Serial chip select 8 I/O pin(0)
21	25	29	R2	OCU7_1	-	Α	Output compare ch.7 output pin(1)
				TOT5_0	-		Reload timer ch.5 output pin(0)
				BIN0_0	-		U/D counter ch.0 BIN input pin(0)
				P037	-		General-purpose I/O port
				A09	-		External Bus address bit9 output pin
22	26	30	T1	OCU6_1	-	Α	Output compare ch.6 output pin(1)
				TOT6_0	-		Reload timer ch.6 output pin(0)
				ZIN0_0	-		U/D counter ch.0 ZIN input pin(0)
	27	31	T4	P174	-	۸	General-purpose I/O port
-	21	31	14	TRG8_1	-	Α	PPG trigger 8 input pin(1)
	28	32	U4	P175	-	۸	General-purpose I/O port
-	20	32	04	TRG9_1	-	Α	PPG trigger 9 input pin(1)
			T2	P040	-	А	General-purpose I/O port
				A10	-		External Bus address bit10 output pin
00	00	00		PPG23_1	-		PPG ch.23 output pin(1)
23	29	33		TOT7_0	-		Reload timer ch.7 output pin(0)
				AIN1_0	-		U/D counter ch.1 AIN input pin(0)
				SIN0_1	-		Multi-function serial ch.0 serial data input pin(1)
				P041	-		General-purpose I/O port
				A11	-		External Bus address bit11 output pin
0.4		0.4	114	SIN9_0	-		Multi-function serial ch.9 serial data input pin(0)
24	30	34	U1	ICU9_1	-	I	Input capture ch.9 input pin(1)
				BIN1_0	-		U/D counter ch.1 BIN input pin(0)
				INT12_0	-		INT12 external interrupt input pin(0)
				P042	-		General-purpose I/O port
				A12	-		External Bus address bit12 output pin
				SOT9_0	-		Multi-function serial ch.9 serial data output pin(0)
25	31	35	U2	AN47	-	В	ADC analog 47 input pin
				ICU8_1	-		Input capture ch.8 input pin(1)
				TRG0_1	-		PPG trigger 0 input pin(1)
				ZIN1_0	-		U/D counter ch.1 ZIN input pin(0)
			<u> </u>	P043	-		General-purpose I/O port
26	20	96	\/4	A13	-	^	External Bus address bit13 output pin
26	32 36	30	V1	ICU7_1	-	Α	Input capture ch.7 input pin(1)
			TRG1_1	-		PPG trigger 1 input pin(1)	

Document Number: 002-04669 Rev. \*D Page 22 of 254



	Pin	Numbe	r	Din Name	ırity	I/O	Function* <sup>2</sup>
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function*
				P044	-		General-purpose I/O port
				A14	-		External Bus address bit14 output pin
27	33	37	V2	SCS9_0	-	Α	Serial chip select 9 I/O pin(0)
				ICU6_1	-		Input capture ch.6 input pin(1)
				TRG2_1	-		PPG trigger 2 input pin(1)
				P045	-		General-purpose I/O port
				A15	-		External Bus address bit15 output pin
				SCK9_0	-		Multi-function serial ch.9 clock I/O pin(0)
28	34	38	W1	AN46	-	G	ADC analog 46 input pin
				ICU5_1	-		Input capture ch.5 input pin(1)
				TRG3_1	-		PPG trigger 3 input pin(1)
				TOT1_2	-		Reload timer ch.1 output pin(2)
				P204	-		General-purpose I/O port
				SCK13_0/SCL13	_		Multi-function serial ch.13 clock I/O pin(0)/
-	-	39	V3	3CK13_0/3CL13	_	Q	I <sup>2</sup> C bus serial clock I/O pin
				AN59	-		ADC analog 59 input pin
				PPG48_0	-		PPG ch.48 output pin(0)
				P205	-	Q	General-purpose I/O port
				SOT13_0/SDA13	-		Multi-function serial ch.13 serial data output pin(0)/I <sup>2</sup> C bus serial data I/O pin
-	-	40	V4	AN58	-		ADC analog 58 input pin
				PPG49_0	-		PPG ch.49 output pin(0)
				AIN2_0	-		U/D counter ch.2 AIN input pin(0)
				P206	-		General-purpose I/O port
				SIN13_0	-		Multi-function serial ch.13 serial data input pin(0)
-	-	41	W4	AN57	-	G	ADC analog 57 input pin
				BIN2_0	-		U/D counter ch.2 BIN input pin(0)
				INT17_0	-		INT17 external interrupt input pin(0)
				P207	-		General-purpose I/O port
				SCS13_0	-	_	Serial chip select 13 I/O pin(0)
-	-	42	Y4	AN56	-	В	ADC analog 56 input pin
				ZIN2_0	-		U/D counter ch.2 ZIN input pin(0)
				P046	-		General-purpose I/O port
00	0.5	40	14/0	A16	-		External Bus address bit16 output pin
29	35	43	43 W2 ICU4_1	-	А	Input capture ch.4 input pin(1)	
				TRG4_1	-		PPG trigger 4 input pin(1)
		4.1		P176	-		General-purpose I/O port
-	36	44	AA3	TRG10_0	-	Α	PPG trigger 10 input pin(0)

Document Number: 002-04669 Rev. \*D Page 23 of 254



	Pin	Numbei		Din Name	ırity	I/O circuit	Function* <sup>2</sup>
144	176	208	PAB 416	Pin Name	Polarity	type*1	Function
				P047	-		General-purpose I/O port
				A17	-		External Bus address bit17 output pin
30	37	45	Y1	AN45	-	В	ADC analog 45 input pin
30	31	45	ŢŢ	TRG8_0	-	Ь	PPG trigger 8 input pin(0)
				TIN3_2	-		Reload timer ch.3 event input pin(2)
				SOT0_1	-		Multi-function serial ch.0 serial data output pin(1)
	38	46	AA4	P177	-	۸	General-purpose I/O port
-	30	46	AA4	TRG11_0	-	Α	PPG trigger 11 input pin(0)
				P050	-		General-purpose I/O port
24	20	47	VO	A18	-	۸	External Bus address bit18 output pin
31	39	47	Y2	TRG5_1	-	Α	PPG trigger 5 input pin(1)
				PPG33_0	-		PPG ch.33 output pin(0)
				P051	-		General-purpose I/O port
22	40	48	AA1	A19	-	۸	External Bus address bit19 output pin
32	40	48	AAT	TRG9_0	-	Α	PPG trigger 9 input pin(0)
				TX5(128)_0	-		CAN transmission data 5 output pin(0)
			<b>AD</b> 0	P250	-	۸	General-purpose I/O port
-	•	-	AB3	PPG66_0	-	Α	PPG ch.66 output pin(0)
			AB4	P251	-	۸	General-purpose I/O port
-	•	-	AB4	PPG67_0	-	Α	PPG ch.67 output pin(0)
				P052	-		General-purpose I/O port
				A20			External Bus address bit20 output pin
33	41	49	AA2	PPG34_0	-	R	PPG ch.34 output pin(0)
				INT14_0	-		INT14 external interrupt input pin(0)
				RX5(128)_0	-		CAN reception data 5 input pin(0)
				P053	-		General-purpose I/O port
				A21	-		External Bus address bit21 output pin
				AN44	-	_	ADC analog 44 input pin
34	42	50	AB1	PPG35_0	-	В	PPG ch.35 output pin(0)
				INT14_1	-		INT14 external interrupt input pin(1)
				SCK0_1	-		Multi-function serial ch.0 clock I/O pin(1)
				P054	-		General-purpose I/O port
35	43	51	AB2	SYSCLK	-	Α	External Bus system clock output pin
				PPG36_0	-		PPG ch.36 output pin(0)
-	-	-	AC1	P252	-	Α	General-purpose I/O port
-	-	-	AC2	P253	-	Α	General-purpose I/O port
				P254	-		General-purpose I/O port
-	-	-	AE4	PPG68_0	-	Α	PPG ch.68 output pin(0)



	Pin	Numbe	r	Din Nama	ırity	I/O	Function* <sup>2</sup>
144	176	208	PAB 416	- Pin Name	Polarity	circuit type* <sup>1</sup>	Function*
			A D.E.	P255	-	۸	General-purpose I/O port
•	•	-	AD5	PPG69_0	-	Α	PPG ch.69 output pin(0)
				P055	-		General-purpose I/O port
				CS2X	-		External Bus chip select 2 output pin
38	46	E 4	۸۲۵	SIN10_0	-	G	Multi-function serial ch.10 serial data input pin(0)
30	40	54	AF3	AN43	-	G	ADC analog 43 input pin
				PPG37_0	-		PPG ch.37 output pin(0)
				TIN4_1	-		Reload timer ch.4 event input pin(1)
	47	55	۸٥۶	P180	-	۸	General-purpose I/O port
1	47	55	AC5	PPG40_0	-	Α	PPG ch.40 output pin(0)
	48	F.C.	A C 6	P181	-	۸	General-purpose I/O port
-	40	56	AC6	PPG41_0	-	Α	PPG ch.41 output pin(0)
				P056	-		General-purpose I/O port
				CS3X	-		External Bus chip select 3 output pin
				ICU9_0	-		Input capture ch.9 input pin(0)
39	49	57	AE3	PPG0_1	-	Α	PPG ch.0 output pin(1)
				ICU0_1	-		Input capture ch.0 input pin(1)
				TIN5_1	-		Reload timer ch.5 event input pin(1)
				DTTI_2	-		Waveform generator ch.0 to ch.5 input pin(2)
			AD6	P256	-	۸	General-purpose I/O port
-	-	_	ADO	PPG66_1	-	Α	PPG ch.66 output pin(1)
				P057	-		General-purpose I/O port
				RDY_0	-		External Bus RDY input pin (0)
				SCK10_1	-		Multi-function serial ch.10 clock I/O pin(1)
				AN42	-		ADC analog 42 input pin
41	51	59	AE5	ICU8_0	-	G	Input capture ch.8 input pin(0)
				TRG0_2	-		PPG trigger 0 input pin(2)
				PPG1_1	-		PPG ch.1 output pin(1)
				ICU1 1	-		Input capture ch.1 input pin(1)
				 TIN6_1	_		Reload timer ch.6 event input pin(1)
				P182	_		General-purpose I/O port
-	56	64	AC7	PPG42_0	_	Α	PPG ch.42 output pin(0)
				P210	_		General-purpose I/O port
							Multi-function serial ch.14 clock I/O pin(0)/
		65	۸۵۵	SCK14_0/SCL14	4 -	0	I <sup>2</sup> C bus serial clock I/O pin
-	-	65	AE6	AN55	-	Q	ADC analog 55 input pin
				PPG50_0	-		PPG ch.50 output pin(0)
				AIN2_1	-		U/D counter ch.2 AIN input pin(1)

Document Number: 002-04669 Rev. \*D Page **25** of **254** 



	Pin	Numbe	r	Din Name	ırity	I/O	Function* <sup>2</sup>
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function
				P211	-		General-purpose I/O port
				SOT14_0/SDA14	_		Multi-function serial ch.14 serial data output pin(0)/l <sup>2</sup> C
_	_	66	AC8	_		Q	bus serial data I/O pin
		00	7100	AN54	-	Q.	ADC analog 54 input pin
				PPG51_0	-		PPG ch.51 output pin(0)
				BIN2_1	-		U/D counter ch.2 BIN input pin(1)
				P212	-		General-purpose I/O port
				SIN14_0	-		Multi-function serial ch.14 serial data input pin(0)
_	_	67	AE7	AN53	-	G	ADC analog 53 input pin
		0.	,,_,	FRCK6_0	-	Ü	Free-run timer 6 clock input pin(0)
				ZIN2_1	-		U/D counter ch.2 ZIN input pin(1)
				INT18_0	-		INT18 external interrupt input pin(0)
				P213	-		General-purpose I/O port
				SCS14_0	-		Serial chip select 14 I/O pin(0)
-	-	68	AD8	AN52	-	В	ADC analog 52 input pin
				FRCK7_0	-		Free-run timer 7 clock input pin(0)
				INT17_1	-		INT17 external interrupt input pin(1)
			AE8	P060	-	A	General-purpose I/O port
				SCS10_0	-		Serial chip select 10 I/O pin(0)
46	57	60		PPG2_1	-		PPG ch.2 output pin(1)
46	57	69	AEO	ICU2_1	-		Input capture ch.2 input pin(1)
				TOT5_1	-		Reload timer ch.5 output pin(1)
				INT13_0	-		INT13 external interrupt input pin(0)
				P061	-		General-purpose I/O port
				SOT10_1	-		Multi-function serial ch.10 serial data output pin(1)
				AN41	-		ADC analog 41 input pin
				ICU6 0	-	_	Input capture ch.6 input pin(0)
47	58	70	AC10	PPG3 1	-	В	PPG ch.3 output pin(1)
				ICU3_1	-		Input capture ch.3 input pin(1)
				 TOT6_1	_		Reload timer ch.6 output pin(1)
				INT13_1	-		INT13 external interrupt input pin(1)
				P062	_		General-purpose I/O port
				SCS10_1	_		Serial chip select 10 I/O pin(1)
				SCS40_0	_		Serial chip select 40 I/O pin(0)
				AN40	_		ADC analog 40 input pin
48	59	71	AD11	PPG4_1	_	В	PPG ch.4 output pin(1)
				FRCK0_0	_		Free-run timer 0 clock input pin(0)
				TOT7_1	<u> </u>		Reload timer ch.7 output pin(1)
				ZIN1_1	+-		U/D counter ch.1 ZIN input pin(1)

Document Number: 002-04669 Rev. \*D Page **26** of **254** 



	Pin	Numbe	r	Die Nous	rity	1/0	F + 2
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function* <sup>2</sup>
				P063	-		General-purpose I/O port
				SCS41_0	-		Serial chip select 41 output pin(0)
49	60	72	AC11	AN39	-	В	ADC analog 39 input pin
49	00	12	ACTI	PPG5_1	-	ь	PPG ch.5 output pin(1)
				FRCK1_0	-		Free-run timer 1 clock input pin(0)
				BIN1_1	-		U/D counter ch.1 BIN input pin(1)
	61	73	AF12	P183	-	А	General-purpose I/O port
-	01	73	AF1Z	PPG43_0	-	A	PPG ch.43 output pin(0)
				P064	-		General-purpose I/O port
				SCS42_0	-		Serial chip select 42 output pin(0)
50	62	74	AE12	AN38	-	В	ADC analog 38 input pin
50	02	74	AEIZ	FRCK2_0	-		Free-run timer 2 clock input pin(0)
				AIN1_1	-		U/D counter ch.1 AIN input pin(1)
				PPG43_1	-		PPG ch.43 output pin(1)
				P065	-		General-purpose I/O port
				SCS43_0	-		Serial chip select 43 output pin(0)
51	63	75	AC12	FRCK3_0	-	Α	Free-run timer 3 clock input pin(0)
				ZIN0_1	-		U/D counter ch.0 ZIN input pin(1)
				PPG44_1	-		PPG ch.44 output pin(1)
	0.4	70	A E 4 0	P184	-	۸	General-purpose I/O port
ı	64	76	AF13	PPG44_0	-	Α	PPG ch.44 output pin(0)
	٥.	77	A E 4 0	P185	-	۸	General-purpose I/O port
ı	65	77	AE13	PPG45_0	-	Α	PPG ch.45 output pin(0)
				P066	-		General-purpose I/O port
				SOT4_2	-		Multi-function serial ch.4 serial data output pin(2)
F0	00	70	A C 4 2	SCS3_0	-	Б	Serial chip select 3 I/O pin(0)
52	66	78	AC13	AN37	-	В	ADC analog 37 input pin
				FRCK4_0	-		Free-run timer 4 clock input pin(0)
				BIN0_1	-		U/D counter ch.0 BIN input pin(1)
				P067	-		General-purpose I/O port
=0	0=	70		AN36	-	-	ADC analog 36 input pin
53	67	79	AF14	FRCK5_0	-	В	Free-run timer 5 clock input pin(0)
				AIN0_1	-		U/D counter ch.0 AIN input pin(1)
F.4	00	00	A E 4 4	P070	-	^	General-purpose I/O port
54	68	80	AE14	ICU0_2	-	Α	Input capture ch.0 input pin(2)
				P071	-		General-purpose I/O port
				SCK4_2	-		Multi-function serial ch.4 clock I/O pin(2)
55	69	81	81 AD14	AN35	-	G	ADC analog 35 input pin
	09   81			ICU1_2	-		Input capture ch.1 input pin(2)
			MONCLK	-		Clock monitor output pin	

Document Number: 002-04669 Rev. \*D Page 27 of 254



	Pin	Numbei	r	Din Name	rity	I/O	Function* <sup>2</sup>
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function
				P072	-		General-purpose I/O port
				SIN4_0	-		Multi-function serial ch.4 serial data input pin(0)
56	70	82	AC14	AN34	-	G	ADC analog 34 input pin
				ICU2_2	-		Input capture ch.2 input pin(2)
				INT5_0	-		INT5 external interrupt input pin(0)
				P073	-		General-purpose I/O port
57	71	83	AF15	SOT4_0/SDA4	-	D	Multi-function serial ch.4 serial data output pin(0)/l <sup>2</sup> C bus serial data I/O pin
				AN33	-		ADC analog 33 input pin
				ICU3_2	-		Input capture ch.3 input pin(2)
		_	Λ <b>Ξ</b> 1 <i>Ε</i>	P262	-	۸	General-purpose I/O port
_	-	-	AE15	PPG70_0	-	Α	PPG ch.70 output pin(0)
			AC15	P263	-	۸	General-purpose I/O port
_	-	-	AC15	PPG71_0	-	Α	PPG ch.71 output pin(0)
	72	84	A E 1 G	P186	-	۸	General-purpose I/O port
-	12	04	AF16	PPG46_0	-	Α	PPG ch.46 output pin(0)
	73	05 4546	AE16	P187	-	Α	General-purpose I/O port
_	73	85	AETO	PPG47_0	-		PPG ch.47 output pin(0)
				P074	-		General-purpose I/O port
58	74	86	AC16	SCK4_0/SCL4	-	E	Multi-function serial ch.4 clock I/O pin(0) / I <sup>2</sup> C bus serial clock I/O pin
				P214	-		General-purpose I/O port
_	-	87	AF18	SCK15_0/SCL15	-	Q	Multi-function serial ch.15 clock I/O pin(0)/ I <sup>2</sup> C bus serial clock I/O pin
				AN51	-		ADC analog 51 input pin
				PPG52_0	-		PPG ch.52 output pin(0)
				P215	-		General-purpose I/O port
				SOT15_0/SDA15	-	_	Multi-function serial ch.15 serial data output pin(0)/I <sup>2</sup> C bus serial data I/O pin
-	-	88	AF17	AN50	-	Q	ADC analog 50 input pin
				FRCK8_0	-		Free-run timer 8 clock input pin(0)
				PPG53_0	-		PPG ch.53 output pin(0)
				P216	-		General-purpose I/O port
				SIN15_0	-		Multi-function serial ch.15 serial data input pin(0)
		00	A E 4 =	AN49	-	_	ADC analog 49 input pin
_	-	89	AE17	FRCK9_0	-	G	Free-run timer 9 clock input pin(0)
			<u> </u>	TRG12_1	-	†	PPG trigger 12 input pin(1)
				INT19_0	-		INT19 external interrupt input pin(0)

Document Number: 002-04669 Rev. \*D Page **28** of **254** 



	Pin	Numbei	r	Din Name	rity	I/O	Function* <sup>2</sup>
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function
				P217	-		General-purpose I/O port
				SCS15_0	-		Serial chip select 15 I/O pin(0)
-	-	90	AF19	AN48	-	В	ADC analog 48 input pin
				FRCK10_0	-		Free-run timer 10 clock input pin(0)
				TRG13_1	-		PPG trigger 13 input pin(1)
				P075	-		General-purpose I/O port
59	75	91	AE18	SIN3_0	-	F	Multi-function serial ch.3 serial data input pin(0)
59	75	91	AETO	INT4_0	-	Г	INT4 external interrupt input pin(0)
				RX5(128)_1	-		CAN reception data 5 input pin(1)
				P076	-		General-purpose I/O port
60	76	92	AD17	SOT3_0/SDA3	-	Р	Multi-function serial ch.3 serial data output pin(0)/l <sup>2</sup> C bus serial data I/O pin
				TX5(128)_1	-		CAN transmission data 5 output pin(1)
				P077	-		General-purpose I/O port
61	77	93	AF20	SCK3_0/SCL3	-	Е	Multi-function serial ch.3 clock I/O pin(0)/ I <sup>2</sup> C bus serial clock I/O pin
			AE40	P264	-	۸	General-purpose I/O port
-	-	-	AE19	PPG72_0	-	Α	PPG ch.72 output pin(0)
			AC17	P265	-	Α	General-purpose I/O port
-	-	-	ACT	PPG73_0	-	A	PPG ch.73 output pin(0)
62	78	94	AF21	P152	-	۸	General-purpose I/O port
02	70	94	AFZI	SCS53_0	-	Α	Serial chip select 53 output pin(0)
				P153	-		General-purpose I/O port
				SCK5_0/SCL5	-	_	Multi-function serial ch.5 clock I/O pin(0)/ I <sup>2</sup> C bus serial clock I/O pin
63	79	95	AE20	AN32	-	G	ADC analog 32 input pin
				FRCK1_1	-		Free-run timer 1 clock input pin(1)
				INT4_1	-		INT4 external interrupt input pin(1)
				P080	-		General-purpose I/O port
64	80	96	AC18	SCS52_0	-	Α	Serial chip select 52 output pin(0)
				PPG0_0	-		PPG ch.0 output pin(0)
				_			
				P081	-		General-purpose I/O port
65	5 81	97	AF22	SOT5_0/SDA5	-	G	Multi-function serial ch.5 serial data output pin(0)/l <sup>2</sup> C bus serial data I/O pin
		81 97	<b></b>	AN0	-		ADC analog 0 input pin
				PPG1_0	-		PPG ch.1 output pin(0)
-	-	-	AE21	TDO	-	W	JTAG test data output
-	-	-	AD20	TDI	_	V	JTAG test data input

Document Number: 002-04669 Rev. \*D Page 29 of 254



	Pin	Numbei	r	Pin Name	Polarity	I/O circuit	Function* <sup>2</sup>
144	176	208	PAB 416	FIII Name	Pola	type*1	Function
				P082	-		General-purpose I/O port
66	82	00	A C 1 0	SIN5_0	-	G	Multi-function serial ch.5 serial data input pin(0)
66	02	98	AC19	AN1	-	G	ADC analog 1 input pin
				PPG2_0	-		PPG ch.2 output pin(0)
-	-	-	AE22	TRST	-	V	JTAG test reset input
-	-	-	AC20	TCK	-	V	JTAG test clock input
-	-	-	AE23	TMS	-	V	JTAG test mode state input
				P083	-		General-purpose I/O port
67	83	99	AC21	SCS50_0	-	В	Serial chip select 50 I/O pin(0)
07	03	99	ACZI	AN2	-	Ь	ADC analog 2 input pin
				PPG3_0	-		PPG ch.3 output pin(0)
			_	P084	-		General-purpose I/O port
68	84	100	AF23	SCS51_0	-	В	Serial chip select 51 output pin(0)
00	04	100	AFZ3	AN3	-	Ь	ADC analog 3 input pin
				PPG4_0	-		PPG ch.4 output pin(0)
69	05	101	VD33	P085	-	^	General-purpose I/O port
69	85	101	AD23	PPG5_0	-	Α	PPG ch.5 output pin(0)
				P086	-	С	General-purpose I/O port
70	86	102	AC22	DAO1	-		DAC analog 1 output pin
				PPG6_0	-		PPG ch.6 output pin(0)
				P087	-		General-purpose I/O port
74	0.7	100	A D.O.E	DAO0	-	С	DAC analog 0 output pin
71	87	103	AD25	PPG7_0	-	C	PPG ch.7 output pin(0)
				INT8_0	-		INT8 external interrupt input pin(0)
			A C 2 4	P266	-	^	General-purpose I/O port
-	•	_	AC24	PPG74_0	-	Α	PPG ch.74 output pin(0)
			A D 0 0	P267	-	^	General-purpose I/O port
-	•	_	AB23	PPG75_0	-	Α	PPG ch.75 output pin(0)
	00	100	4 D06	P190	-	^	General-purpose I/O port
-	90	106	AD26	TIN0_1	-	Α	Reload timer ch.0 event input pin(1)
	04	107	A CO.	P191	-		General-purpose I/O port
-	91	107	AC25	TIN1_1	-	Α	Reload timer ch.1 event input pin(1)
				P090	-		General-purpose I/O port
<b>-</b> .	00	400	4001	AN4	-		ADC analog 4 input pin
74	92	108	AB24	ICU0_0	-	В	Input capture ch.0 input pin(0)
				 TIN2_1	-		Reload timer ch.2 event input pin(1)
				P270	-	_	General-purpose I/O port
-	-	-	AA23	PPG76_0	-	Α	PPG ch.76 output pin(0)

Document Number: 002-04669 Rev. \*D Page **30** of **254** 



	Pin	Numbe	r	Pin Name	rity	I/O circuit type* <sup>1</sup>	Function* <sup>2</sup>
144	176	208	PAB 416		Polarity		
			A C 2 6	P271	-	Α	General-purpose I/O port
-	_	-	AC26	PPG77_0	-		PPG ch.77 output pin(0)
				P091	-		General-purpose I/O port
				AN5	-		ADC analog 5 input pin
75	93	109	AB25	PPG41_1	-	В	PPG ch.41 output pin(1)
				ICU1_0	-		Input capture ch.1 input pin(0)
				TIN3_1	-		Reload timer ch.3 event input pin(1)
				P092	-		General-purpose I/O port
				AN6	-		ADC analog 6 input pin
76	94	110	Y23	PPG40_1	-	В	PPG ch.40 output pin(1)
				ICU2_0	-		Input capture ch.2 input pin(0)
				TOT0_1	-		Reload timer ch.0 output pin(1)
			AB26	P192	-	А	General-purpose I/O port
-	95	111		PPG24_1	-		PPG ch.24 output pin(1)
				TOT1_1	-		Reload timer ch.1 output pin(1)
			A A O.E.	P272	-	Α	General-purpose I/O port
-	-	-	AA25	PPG78_0	-		PPG ch.78 output pin(0)
		-	Y24	P273	-	٨	General-purpose I/O port
-	-			PPG79_0	-	Α	PPG ch.79 output pin(0)
	96	112	W23	P093	-		General-purpose I/O port
				TX0(128)_1	-		CAN transmission data 0 output pin(1)
				SIN11_0	-		Multi-function serial ch.11 serial data input pin(0)
77				AN7	-		ADC analog 7 input pin
77				ICU4_2	-	J	Input capture ch.4 input pin(2)
				PPG16_1	-		PPG ch.16 output pin(1)
				ICU3_0	-		Input capture ch.3 input pin(0)
				TOT2_1	-		Reload timer ch.2 output pin(1)
		113	AA26	P094	-		General-purpose I/O port
	97			AN8	-	-	ADC analog 8 input pin
78				ICU4_0	-	В	Input capture ch.4 input pin(0)
				TOT3_1	-		Reload timer ch.3 output pin(1)
		114	4 Y25	P095	-	В	General-purpose I/O port
	00			TX0(128)_0	-		CAN transmission data 0 output pin(0)
79	98			SCS11_0	-		Serial chip select 11 I/O pin(0)
				AN9	-		ADC analog 9 input pin

Document Number: 002-04669 Rev. \*D Page **31** of **254** 



	Pin	Numbei		- Pin Name	Polarity	I/O circuit type* <sup>1</sup>	Function* <sup>2</sup>
144	176	208	PAB 416				
				P096	-		General-purpose I/O port
				RX0(128)_0	-	G	CAN reception data 0 input pin(0)
80	99	115	V23	SOT11_0/SDA11	-		Multi-function serial ch.11 serial data output pin(0)/I <sup>2</sup> C bus serial data I/O pin
				AN10	-		ADC analog 10 input pin
				INTO_0	-		INT0 external interrupt input pin(0)
				P097	-		General-purpose I/O port
				SCK11_0/SCL11	-		Multi-function serial ch.11 clock I/O pin(0)/ I <sup>2</sup> C bus serial clock I/O pin
81	100	116	Y26	AN11	-	G	ADC analog 11 input pin
				ICU5 0	_		Input capture ch.5 input pin(0)
				PPG17 1	_		PPG ch.17 output pin(1)
				P220	_		General-purpose I/O port
		117	W25	SCK16_0/SCL16	_	- - -	Multi-function serial ch.16 clock I/O pin(0)/
-	-			30K10_0/30L10	_		I <sup>2</sup> C bus serial clock I/O pin
				ICU10_0	-		Input capture ch.10 input pin(0)
				PPG48_1	-		PPG ch.48 output pin(1)
		118	U23	P221	-	Р	General-purpose I/O port
_	-			SOT16_0/SDA16	-		Multi-function serial ch.16 serial data output pin(0)/I <sup>2</sup> C bus serial data I/O pin
				ICU11 0	-		Input capture ch.11 input pin(0)
				PPG49_1	-		PPG ch.49 output pin(1)
		119	V25	P222	-	I	General-purpose I/O port
				SIN16_0	-		Multi-function serial ch.16 serial data input pin(0)
-	-			PPG54_0	-		PPG ch.54 output pin(0)
				INT20_0	-		INT20 external interrupt input pin(0)
			- U24	P275	-	۸	General-purpose I/O port
-	-			PPG67_1	-	Α	PPG ch.67 output pin(1)
		-		P276	-		General-purpose I/O port
-	-		- U25	TRG16_1	-	Α	PPG trigger 16 input pin(1)
				PPG86_1	-		PPG ch.86 output pin(1)
		123		P100	-		General-purpose I/O port
	104		T25	SCK7_0/SCL7	_	G	Multi-function serial ch.7 clock I/O pin(0)/
85							I <sup>2</sup> C bus serial clock I/O pin
				AN12	-		ADC analog 12 input pin
				PPG8_0	-		PPG ch.8 output pin(0)
		124	14 T23	P101	-	G	General-purpose I/O port
00				SOT7_0/SDA7	-		Multi-function serial ch.7 serial data output pin(0)/l <sup>2</sup> C bus serial data I/O pin
86	105			AN13	-		ADC analog 13 input pin
				PPG9_0	-		PPG ch.9 output pin(0)
				TX3(128)_0	-		CAN transmission data 3 output pin(0)

Document Number: 002-04669 Rev. \*D Page **32** of **254** 



	Pin	Numbe	r	Pin Name	Polarity	I/O circuit type* <sup>1</sup>	Function* <sup>2</sup>
144	176	208	PAB 416		Pola		
				P102	-	G	General-purpose I/O port
				SIN7_0	-		Multi-function serial ch.7 serial data input pin(0)
87	106	125	R26	AN14	-		ADC analog 14 input pin
01	100	120	1120	PPG10_0	-		PPG ch.10 output pin(0)
				INT10_0	-		INT10 external interrupt input pin(0)
				RX3(128)_0	-		CAN reception data 3 input pin(0)
				P103	-		General-purpose I/O port
88	107	126	R25	SCS73_0	-	Н	Serial chip select 73 output pin(0)
				AN15	-		ADC analog 15 input pin
				PPG11_0	-		PPG ch.11 output pin(0)
				P104	-		General-purpose I/O port
89	108	127	R23	SCS72_0	-	Н	Serial chip select 72 output pin(0)
			- 1.20	AN16	-		ADC analog 16 input pin
				PPG12_0 P105	-		PPG ch.12 output pin(0)
			P25	SCS71_0	-	Н	General-purpose I/O port Serial chip select 71 output pin(0)
90	109	128		AN17			ADC analog 17 input pin
				PPG13 0	-		PPG ch.13 output pin(0)
				P106	<del>  -</del>		General-purpose I/O port
	110	129	P24			Н	·
91				SCS70_0	-		Serial chip select 70 I/O pin(0)
				AN18	-		ADC analog 18 input pin
				PPG14_0	-		PPG ch.14 output pin(0)
	111	130	P23	P107	-	U	General-purpose I/O port
92				AN19	-		ADC analog 19 input pin
52				PPG15_0	-		PPG ch.15 output pin(0)
				TXENA_1	-		FlexRay ch.A operation enable output(1)
	112	131	P26	P193	-	Α	General-purpose I/O port
-	112			PPG25_1	-		PPG ch.25 output pin(1)
	113	132	N23	P154	-		General-purpose I/O port
93				AN20	-	U	ADC analog 20 input pin
				TXDA_1	-		FlexRay ch.A data output(1)
		133	L26	P155	-		General-purpose I/O port
94	114			AN21	_	S	ADC analog 21 input pin
•				RXDA_1	_	J	FlexRay ch.A data input(1)
95	115	136	L25	NMIX	N	М	Non-maskable interrupt input pin
		.55	L24	P277	-	.**	General-purpose I/O port
_	-	-		TRG17_1	_	Α	PPG trigger 17 input pin(1)
				PPG87_1	_		PPG ch.87 output pin(1)
	116	137	137 L23	P110	+_	В	General-purpose I/O port
				TX1(128)_0			CAN transmission data 1 output pin(0)
96					+ -		
				SCS63_0	-		Serial chip select 63 output pin(0)
				AN22	-		ADC analog 22 input pin

Document Number: 002-04669 Rev. \*D Page **33** of **254** 



	Pin	Numbei	r	Dim Nove	Polarity	I/O circuit type* <sup>1</sup>	Function* <sup>2</sup>
144	176	208	PAB 416	Pin Name			
				P111	-		General-purpose I/O port
				RX1(128)_0	-	G	CAN reception data 1 input pin(0)
97	117	138	J26	SCS62_0	-		Serial chip select 62 output pin(0)
				AN23	-		ADC analog 23 input pin
				INT1_0	-		INT1 external interrupt input pin(0)
				P112	-		General-purpose I/O port
				AN24	-		ADC analog 24 input pin
98	118	139	K26	PPG16_0	-	U	PPG ch.16 output pin(0)
				RTO0_0	-		Waveform generator ch.0 output pin(0)
				TXENB_1	-		FlexRay ch.B operation enable output(1)
				P113	-		General-purpose I/O port
				AN25	-		ADC analog 25 input pin
99	119	140	K25	PPG17_0	-	U	PPG ch.17 output pin(0)
				RTO1_0	-		Waveform generator ch.1 output pin(0)
				TXDB_1	-		FlexRay ch.B data output(1)
				P194	-	A	General-purpose I/O port
-	120	141	H26	FRCK5_1	-		Free-run timer 5 clock input pin(1)
				PPG26_1	-		PPG ch.26 output pin(1)
		142	J25	P195	-	Α	General-purpose I/O port
-	121			FRCK4_1	-		Free-run timer 4 clock input pin(1)
				PPG27_1	-		PPG ch.27 output pin(1)
		_	G26	P280	-	Α	General-purpose I/O port
	_	-		PPG80_0	-	A	PPG ch.80 output pin(0)
		-	H25	P281	-	Α	General-purpose I/O port
	-			PPG81_0	-		PPG ch.81 output pin(0)
	122	143	K23	P114	-	S	General-purpose I/O port
				SCS61_0	-		Serial chip select 61 output pin(0)
100				AN26	-		ADC analog 26 input pin
100				PPG18_0	-		PPG ch.18 output pin(0)
				RTO2_0	-		Waveform generator ch.2 output pin(0)
				RXDB_1	-		FlexRay ch.B data input(1)
		144	F26	P115	-		General-purpose I/O port
				RX1(128)_1	-		CAN reception data 1 input pin(1)
				SOT6_0/SDA6	_		Multi-function serial ch.6 serial data output pin(0)/I <sup>2</sup> C
101	123			_		G	bus serial data I/O pin
101	123			AN27	-		ADC analog 27 input pin
				PPG19_0	-		PPG ch.19 output pin(0)
				RTO3_0	-		Waveform generator ch.3 output pin(0)
				INT1_1	-		INT1 external interrupt input pin(1)
	124	145	45 G25	P116	-	G	General-purpose I/O port
				SCK6_0/SCL6	_		Multi-function serial ch.6 clock I/O pin(0)/
102							I <sup>2</sup> C bus serial clock I/O pin
				AN28	-		ADC analog 28 input pin
				PPG20_0	-		PPG ch.20 output pin(0)
				RTO4_0	-		Waveform generator ch.4 output pin(0)

Document Number: 002-04669 Rev. \*D Page **34** of **254** 



	Pin	Number		Pin Name	Polarity	I/O circuit type* <sup>1</sup>	Function* <sup>2</sup>
144	176	208	PAB 416				
				P117	-		General-purpose I/O port
				SCS60_0	-	В	Serial chip select 60 I/O pin(0)
103	125	146	H24	AN29	-		ADC analog 29 input pin
				PPG21_0	-		PPG ch.21 output pin(0)
				RTO5_0	-		Waveform generator ch.5 output pin(0)
	465	4.47	100	P196	-		General-purpose I/O port
-	126	147	J23	FRCK3_1	-	Α	Free-run timer 3 clock input pin(1)
				PPG28_1	-		PPG ch.28 output pin(1)
-	-	-	E26	P282	-	Α	General-purpose I/O port
				PPG82_0	-		PPG ch.82 output pin(0)
_	_	_	F25	P283	-	Α	General-purpose I/O port
				PPG83_0	-		PPG ch.83 output pin(0)
				P120	-	S	General-purpose I/O port
		148	H23	AN30			ADC analog 30 input pin
101	127			OCU6_0	-		Output compare ch.6 output pin(0)
104				PPG22_0	-		PPG ch.22 output pin(0)
				INT9_0	-		INT9 external interrupt input pin(0)
				RX4(128)_0	-		CAN reception data 4 input pin(0)
	128	149	D26	P121	-	А	General-purpose I/O port
				OCU7_0	-		Output compare ch.7 output pin(0)
105				PPG23 0	_		PPG ch.23 output pin(0)
				TX4(128)_0	-		CAN transmission data 4 output pin(0)
	129	150 151	1 G23	P122	_	J P	General-purpose I/O port
				SIN6_0	_		Multi-function serial ch.6 serial data input pin(0)
106				AN31	_		ADC analog 31 input pin
100				OCU8 0	_		Output compare ch.8 output pin(0)
				INT9_1	_		INT9 external interrupt input pin(1)
				P225	_		General-purpose I/O port
-	-			SCK17_0/SCL17	_		Multi-function serial ch.17 clock I/O pin(0)/ I <sup>2</sup> C bus serial clock I/O pin
				DDC55 0			PPG ch.55 output pin(0)
				PPG55_0	-		
				P226	-		General-purpose I/O port
-	-			SOT17_0/SDA17	-	Р	Multi-function serial ch.17 serial data output pin(0)/l <sup>2</sup> C bus serial data I/O pin
				PPG56_0	-		PPG ch.56 output pin(0)
	-	153	E24	P227	-	ı	General-purpose I/O port
				SIN17_0	-		Multi-function serial ch.17 serial data input pin(0)
-				PPG57_0	-		PPG ch.57 output pin(0)
				INT21_0	_		INT21 external interrupt input pin(0)
				P197	-		General-purpose I/O port
-	130	154	54 F23	PPG29_1	<u> </u>	Α	PPG ch.29 output pin(1)

Document Number: 002-04669 Rev. \*D Page **35** of **254** 



	Pin Number		rity	` I/O	Function* <sup>2</sup>		
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function*-
				P123	-		General-purpose I/O port
107	131	155	E23	OCU9_0	-	R	Output compare ch.9 output pin(0)
				STOPWT_1	-		FlexRay stopwatch input(1)
110	134	158	C26	DEBUGIF	-	L	DEBUGIF I/O pin for debug (OCD)
_	_	_	C25	P284	-	Α	General-purpose I/O port
			020	PPG84_0	-		PPG ch.84 output pin(0)
_	_	_	D22	P285	-	Α	General-purpose I/O port
	_		D22	PPG85_0	-		PPG ch.85 output pin(0)
_	135	159	C22	P160	-	Α	General-purpose I/O port
	100	100	022	PPG30_1	-	,,	PPG ch.30 output pin(1)
_	136	160	D21	P161	-	Α	General-purpose I/O port
	100	100	DZ 1	PPG31_1	-	,,	PPG ch.31 output pin(1)
			B22	P286	-	А	General-purpose I/O port
	-	-	DZZ	TRG18_0	-	Α	PPG trigger 18 input pin(0)
			004	P287	-	۸	General-purpose I/O port
-	-	-	C21	TRG19_0	-	Α	PPG trigger 19 input pin(0)
				P124	-		General-purpose I/O port
111	137	161	-	OCU10_0	-	Α	Output compare ch.10 output pin(0)
				TRST	-		JTAG test reset input
			Doo	P124	-	Α	General-purpose I/O port
-	-	-	D20	OCU10_0	-		Output compare ch.10 output pin(0)
				P125	-		General-purpose I/O port
112	138	162	_	OCU11 0	-	Α	Output compare ch.11 output pin(0)
				TMS	_		JTAG test mode state input
				P125	-		General-purpose I/O port
-	-	-	A22	OCU11 0	_	Α	Output compare ch.11 output pin(0)
				P230	-		General-purpose I/O port
							Multi-function serial ch.18 clock I/O pin(0)/
_	_	163	B21	SCK18_0/SCL18	-	Р	I <sup>2</sup> C bus serial clock I/O pin
				OCU12_0	-		Output compare ch.12 output pin(0)
				PPG58 0	-		PPG ch.58 output pin(0)
				P231	-		General-purpose I/O port
				00740 0/00440			Multi-function serial ch.18 serial data output pin(0)/I <sup>2</sup> C
-	-	164	C20	SOT18_0/SDA18	-	Р	bus serial data I/O pin
				OCU13_0	-		Output compare ch.13 output pin(0)
				PPG59_0	-		PPG ch.59 output pin(0)
			165 D19	P232	-		General-purpose I/O port
	_	165		SIN18_0	-	ı	Multi-function serial ch.18 serial data input pin(0)
-	_	100		PPG60_0	-	ı	PPG ch.60 output pin(0)
				INT22_0	-		INT22 external interrupt input pin(0)
				P233			General-purpose I/O port
		166	C19	SCS18_0	-	٨	Serial chip select 18 I/O pin(0)
-	-	100	CIS	PPG61_0	-	Α	PPG ch.61 output pin(0)
				INT16_1	-		INT16 external interrupt input pin(1)

Document Number: 002-04669 Rev. \*D Page **36** of **254** 



	Pin Number		Din Name	I/O	Function* <sup>2</sup>		
144	176	208	PAB 416	Pin Name	Polarity	type*1	Function
				P290	-		General-purpose I/O port
-	-	-	D18	TRG20_0	-	Α	PPG trigger 20 input pin(0)
				PPG64_1	-		PPG ch.64 output pin(1)
				P291	-		General-purpose I/O port
-	-	-	B18	TRG21_0	-	Α	PPG trigger 21 input pin(0)
				PPG65_1	-		PPG ch.65 output pin(1)
				P126	-		General-purpose I/O port
113	139	167		SINO_0	-	F	Multi-function serial ch.0 serial data input pin(0)
113	139	167	-	INT6_0	-	Г	INT6 external interrupt input pin(0)
				TDI	-		JTAG test data input
				P126	-		General-purpose I/O port
-	-	-	C18	SINO_0	-	F	Multi-function serial ch.0 serial data input pin(0)
				INT6_0	-		INT6 external interrupt input pin(0)
				P127	-		General-purpose I/O port
114	140	168	-	SOT0_0	-	Α	Multi-function serial ch.0 serial data output pin(0)
				TDO	-		JTAG test data output
			C17	P127	-	^	General-purpose I/O port
-		-	C17	SOT0_0	-	Α	Multi-function serial ch.0 serial data output pin(0)
				P130	-		General-purpose I/O port
115	141	169	-	SCK0_0	-	F	Multi-function serial ch.0 clock I/O pin(0)
				TCK	-		JTAG test clock input
			D47	P130	-	_	General-purpose I/O port
	ı	_	D17	SCK0_0	-	F	Multi-function serial ch.0 clock I/O pin(0)
_	142	170	C16	P162	-	Α	General-purpose I/O port
-	142	170	CIO	TRG5_2	-	A	PPG trigger 5 input pin(2)
	143	171	D16	P163	-	Α	General-purpose I/O port
	143	17 1	D10	TRG6_2	-	^	PPG trigger 6 input pin(2)
116	144	172	B23	MD0	-	K	Mode pin 0
117	145	173	A23	MD1	-	K	Mode pin 1
118	146	174	A20	X0	-	N	Main clock oscillation input pin
119	147	175	A19	X1	-	N	Main clock oscillation output pin
				P135	-	Λ	General-purpose I/O port
121	149	177	A17	DTTI_0	-	Α	Waveform generator ch.0 to ch.5 input pin(0)
				X1A	-	0	Sub clock oscillation output pin
122	150	178	A16	P136	-	Α	General-purpose I/O port
144	130	170	Λ10	X0A	-	0	Sub clock oscillation input pin
123	151	179	B15	RSTX	N	M	External reset input pin
126	154	182	D15	P133	-	Α	General-purpose I/O port
120	104	102	טוט	TX2(128)_0	-	^	CAN transmission data 2 output pin(0)

Document Number: 002-04669 Rev. \*D Page **37** of **254** 



Pin Number			Pin Name	Polarity	I/O circuit	Function* <sup>2</sup>	
144	176	208	PAB 416	Pin Name	Pola	type*1	Function
				P134	-		General-purpose I/O port
				RX2(128)_0	-		CAN reception data 2 input pin(0)
127	155	183	D14	SCS1_1	-	F	Serial chip select 1 I/O pin(1)
				ICU7_0	-		Input capture ch.7 input pin(0)
				INT7_0	-		INT7 external interrupt input pin(0)
				P000	-		General-purpose I/O port
				D16	-		External Bus data bit16 I/O pin
131	159	187	A10	SIN1_0	-	F	Multi-function serial ch.1 serial data input pin(0)
				TIOA0 1	_		Base timer ch.0 TIOA output pin(1)
				INT2_0	-		INT2 external interrupt input pin(0)
				P001	-		General-purpose I/O port
			5.46	D17	-	_	External Bus data bit17 I/O pin
132	160	188	B10	SOT1 0	-	R	Multi-function serial ch.1 serial data output pin(0)
				TIOA1 1	_		Base timer ch.1 TIOA I/O pin(1)
				P002	-	F	General-purpose I/O port
400	101	400	4.0	D18	-		External Bus data bit18 I/O pin
133	161 189	189	A9	SCK1 0	-		Multi-function serial ch.1 clock I/O pin(0)
				TIOB0 1	-		Base timer ch.0 TIOB input pin(1)
				P003	_		General-purpose I/O port
				D19	-	Т	External Bus data bit19 I/O pin
404	400	400	DO	SIN2_0	-		Multi-function serial ch.2 serial data input pin(0)
134	162	190	В9	TIOB1 1	-		Base timer ch.1 TIOB input pin(1)
				INT3 0	-		INT3 external interrupt input pin(0)
				TXENA 0	-		FlexRay ch.A operation enable output(0)
				P004	-		General-purpose I/O port
405	400	404	4.0	D20	-	Б	External Bus data bit20 I/O pin
135	163	191	A8	SOT2_0	-	R	Multi-function serial ch.2 serial data output pin(0)
				TXDA_0	-		FlexRay ch.A data output(0)
	404	400	D40	P164	-	۸	General-purpose I/O port
-	164	192	D12	PPG32_1	-	Α	PPG ch.32 output pin(1)
				P005	-		General-purpose I/O port
				D21	-		External Bus data bit21 I/O pin
400	405	400	DO	SCK2_0	-	_	Multi-function serial ch.2 clock I/O pin(0)
136	165	193	В8	ADTG0_1	-	F	A/D converter external trigger input pin 0(1)
				INT7_1	-		INT7 external interrupt input pin(1)
				RXDA_0	-		FlexRay ch.A data input(0)
	400	404	044	P165	-	Α.	General-purpose I/O port
-	166	194	C11	PPG33_1	-	Α	PPG ch.33 output pin(1)

Document Number: 002-04669 Rev. \*D Page **38** of **254** 



Pin Number			Din Nama	ırity	I/O	Function* <sup>2</sup>	
144	176	208	PAB 416	- Pin Name	Polarity	circuit type* <sup>1</sup>	runction.
				P006	-		General-purpose I/O port
				D22	-		External Bus data bit22 I/O pin
137	167	195	۸.7	SCS2_0	-	R	Serial chip select 2 I/O pin(0)
137	107	195	A7	ADTG1_1	-	ĸ	A/D converter external trigger input pin 1(1)
				INT2_1	-		INT2 external interrupt input pin(1)
				TXENB_0	-		FlexRay ch.B operation enable output(0)
				P007	-		General-purpose I/O port
138	168	196	B7	D23	-	R	External Bus data bit23 I/O pin
				TXDB_0	-		FlexRay ch.B data output(0)
-	-	-	D11	P292	-	Α	General-purpose I/O port
-	-	-	C10	P293	-	Α	General-purpose I/O port
_	169	197	D10	P166	-	۸	General-purpose I/O port
-	109	197	טוט	PPG34_1	-	Α	PPG ch.34 output pin(1)
				P010	-		General-purpose I/O port
139	170	198	A6	D24	-	R	External Bus data bit24 I/O pin
				RXDB_0	-		FlexRay ch.B data input(0)
				P234	-		General-purpose I/O port
		199	C9	SCK10 0/SCL10		Р	Multi-function serial ch.19 clock I/O pin(0)/
-	-	199	C9	SCK19_0/SCL19	-	Р	I <sup>2</sup> C bus serial clock I/O pin
				PPG62_0	-		PPG ch.62 output pin(0)
			D9	P235	-		General-purpose I/O port
		200		SOT19_0/SDA19			Multi-function serial ch.19 serial data output pin(0)/l <sup>2</sup> C
-	-			30119_0/3DA19	-	Р	bus serial data I/O pin
				PPG63_0	-		PPG ch.63 output pin(0)
				AIN3_0	-		U/D counter ch.3 AIN input pin(0)
				P236	-		General-purpose I/O port
				SIN19_0	-		Multi-function serial ch.19 serial data input pin(0)
-	-	201	D8	TRG14_0	-	I	PPG trigger 14 input pin(0)
				BIN3_0	-		U/D counter ch.3 BIN input pin(0)
				INT23_0	-		INT23 external interrupt input pin(0)
				P237	-		General-purpose I/O port
_	_	202	D7	SCS19_0	-	Α	Serial chip select 19 I/O pin(0)
-	_	202	D1	TRG15_0	-	^	PPG trigger 15 input pin(0)
				ZIN3_0	-		U/D counter ch.3 ZIN input pin(0)
				P011	-		General-purpose I/O port
				WOT	-		RTC output pin
140	171	203	В6	D25	-	R	External Bus data bit25 I/O pin
140	1/1	203	БО	SOT2_1	-	r,	Multi-function serial ch.2 serial data output pin(1)
				TIOA0_0	-		Base timer ch.0 TIOA output pin(0)
				INT3_1	_		INT3 external interrupt input pin(1)
				P012	-		General-purpose I/O port
				D26	-		External Bus data bit26 I/O pin
141	172	204	A5	TIOB0 0	_	R	Base timer ch.0 TIOB input pin(0)
				STOPWT 0	_		FlexRay stopwatch input(0)

Document Number: 002-04669 Rev. \*D Page **39** of **254** 



	Pin Number			Pin Name	Polarity	I/O circuit	Function* <sup>2</sup>
144	176	208	PAB 416	Pin Name	Pola	type*1	runction*
			00	P294	-	Δ.	General-purpose I/O port
-	ı	-	C6	PPG86_0	-	Α	PPG ch.86 output pin(0)
			C.F.	P295	-	^	General-purpose I/O port
-	-	-	C5	PPG87_0	-	Α	PPG ch.87 output pin(0)
	170	205	De	P167	-	۸	General-purpose I/O port
-	173	205	D6	PPG35_1	-	Α	PPG ch.35 output pin(1)
-	-	-	C4	P296	-	Α	General-purpose I/O port
-	-	-	D5	P297	-	Α	General-purpose I/O port
				P013	-		General-purpose I/O port
142	174	206	B5	D27	-	R	External Bus data bit27 I/O pin
				TIOA1_0	-		Base timer ch.1 TIOA I/O pin(0)
				P014	-		General-purpose I/O port
143	175	207	A4	D28	-	R	External Bus data bit28 I/O pin
				TIOB1_0	-		Base timer ch.1 TIOB input pin(0)
40	50	58	AF4	AVCC1	-	-	A/D, D/A converter unit1 analog power supply pin
84	103	122	T26	AVCC0	-	-	A/D, D/A converter unit0 analog power supply pin
42	52	60	AF5	AVRH1	-	-	A/D converter unit1 upper limit reference voltage pin
83	102	121	U26	AVRH0	-	-	A/D converter unit0 upper limit reference voltage pin
43	53	61	-	AVSS1/AVRL1	-	-	A/D, D/A converter unit1 GND / A/D converter unit1 lower limit reference voltage pin
_	_	_	AF7	AVSS1	_	_	A/D, D/A converter unit1 GND
-	-	_	AF6	AVRL1	_	-	A/D converter unit1 lower limit reference voltage pin
			7 0				A/D, D/A converter unit0 GND / A/D converter unit0
82	101	120	-	AVSS0/AVRL0	-	-	lower limit reference voltage pin
-	-	-	W26	AVSS0	-	_	A/D, D/A converter unit0 GND
_	-	-	V26	AVRL0	-	-	A/D converter unit0 lower limit reference voltage pin
130	158	186	A13	С	-	-	External capacity connection output pin
-	-	63	AF10				
45	55	104	AF11				
72	88	134	AE10				
109	133	157	AE11				
124	152	180	AE24				
	102						
-	-	-	AF24	VCC	-	-	Power supply (1)
-	-	-	N25	-			
-	-	-	N26	-			
_	-	-	A24	-			
-	-	-	B24				
	-	-	A14				
-			B14				

Document Number: 002-04669 Rev. \*D Page **40** of **254** 



	Pin	Numbe	r	Pin Name	Polarity	I/O circuiţ	Function* <sup>2</sup>
144	176	208	PAB 416	riii ivailie	Pok	type*1	1 unction
36	44	52	M1				
128	156	184	M2				
144	176	208	AD2				
-	ı	-	AD1	VCCE			Power supply (2)
_	-	-	A11	VCCE	-	-	Power supply (2)
-	ı	-	B11				
-	-	-	B3				
-	-	-	A3				
1	1	1	A1				
37	45	53	B2				
44	54	62	P1				
73	89	105	P2				
108	132	135	AF1				
120	148	156	AE2				
125	153	176	AF8				
129	157	181	AF9				
_	-	185	AE9				
-	-	-	AD10				
-	-	-	AF26				
-	-	-	AE25				
-	-	-	M26				
_	-	-	M25				
-	-	-	A26				
-	-	-	B25				
-	-	-	A21				
-	-	-	A18	VSS	_	_	GND
-	-	-	B16	V 00			CND
-	-	-	A15				
-	-	-	A12				
-	-	-	B12				
-	-	-	A2,A25				
-	-	-	B1,B4				
-	-	-	B13,B17				
-	-	-	B19,B20				
-	-	-	B26				
-	-	-	C2,C3				
-	-	-	C7,C8				
-	-	-	C12,C13				
-	-	-	C14,C15				
_	-	-	C23,C24				
	-	-	D4,D13				
-	-	-	D23,D24				
-	-	-	F3,F24				
_	-	-	G3,G24				




	Pin Number		Die Neue	rity	I/O	Function* <sup>2</sup>	
144	176	208	PAB 416	Pin Name	Polarity	circuit type* <sup>1</sup>	Function"
-	-	-	H2,H3				
-	-	-	J24				
-	-	-	K10-K17				
-	-	-	K24				
-	-	-	L10-L17				
-	-	-	M10-M17				
_	-	-	M23,M24				
-	-	-	N1-N4				
-	-	-	N10-N17				
-	-	-	N24				
-	-	-	P3,P4				
-	-	-	P10-P17				
-	-	-	R10-R17				
-	-	-	R24				
_	-	_	Т3				
_	_	-	T10-T17				
_	_	-	T24				
_	_	-	U3	VSS	-	-	GND
_	_	_	U10-U17				
_	_	_	V24				
_	_	_					
_	_	-	W3,W24				
			Y3				
-	-	-	AA24				
-	-	-	AC3,AC4				
-	-	-	AC9,AC23				
-	-	-	AD3,AD4				
			AD7,AD9				
-	-	-	AD12,AD13				
-	-	-	AD15,AD16				
-	-	-	AD18,AD19				
-	-	-	AD21,AD22				
-	-	-	AD24				
-	-	-	AE1,AE26				
-	-	-	AF2,AF25				

<sup>\*1:</sup> For the I/O circuit types, see "4. I/O CIRCUIT TYPE".

<sup>\*2:</sup> For switching, see "I/O Port" in HARDWARE MANUAL.



### 4. I/O Circuit Type





Туре	Circuit	Remarks
E	Pull-up control  Digital output  Digital output  Standby control	- I <sup>2</sup> C,General-purpose I/O port - Output 3mA - Pull-up resistor control 50kΩ - I <sup>2</sup> C hysteresis input
F	Pull-up control  Digital output  Digital output  CMOS-hys input  Standby control	- General-purpose I/O port - Output 4mA - Pull-up resistor control 50kΩ - CMOS hysteresis input
G	Pull-up control  Digital output  Digital output  CMOS-hys input  Standby control  Analog input	- Analog input, General-purpose I/O port - Output 4mA - Pull-up resistor control 50kΩ - CMOS hysteresis input
Н	Pull-up control  Digital output  Digital output  Automotive input  Standby control  Analog input	- Analog input, General-purpose I/O port - Output 12mA - Pull-up resistor control 50kΩ - Automotive input



Туре	Circuit	Remarks
I	Digital output  Digital output  CMOS-hys input  Standby control	- General-purpose I/O port (5V tolerant) - Output 4mA - CMOS hysteresis input
J	Digital output  Digital output  CMOS-hys input  Standby control  Analog input	- Analog input, General-purpose I/O port (5V tolerant) - Output 4mA - CMOS hysteresis input
К	Mode input  Control	- Mode I/O - CMOS hysteresis input
L	Digital output  TTL input	- Open-drain I/O - Output 25mA (Nch open drain) - TTL input
М	CMOS-hys input	- Hysteresis input - Pull-up resistor 50k



Туре	Circuit	Remarks
N	Input Standby control	- Main oscillation I/O
0	Standby control	- Sub oscillation I/O
Р	Pull-up control  Digital output  Digital output  CMOS-hys input  Standby control	- General-purpose I/O port - Output 4mA - Output 3mA (Nch open drain) - Pull-up resistor control 50kΩ - CMOS hysteresis input
Q	Pull-up control  Digital output  CMOS-hys input  Standby control  Analog input	- Analog input, General-purpose I/O port - Output 4mA - Output 3mA (Nch open drain) - Pull-up resistor control 50kΩ - CMOS hysteresis input
R	Pull-up control  Digital output  Digital output  Automotive input  Standby control  CMOS-hys input  Standby control	- General-purpose I/O port - Output 4mA - Output 4mA (FlexRay output) - Pull-up resistor control 50kΩ - Automotive input - CMOS hysteresis input



Page 47 of 254

Туре	Circuit	Remarks
S	Pull-up control  Digital output  Digital output  Automotive input  Standby control  Standby control  Analog input	- Analog input, General-purpose I/O port - Output 4mA - Output 4mA (FlexRay output) - Pull-up resistor control 50kΩ - Automotive input - CMOS hysteresis input
Т	Pull-up control  Digital output  Digital output  CMOS-hys input  Standby control	- General-purpose I/O port - Output 4mA - Output 4mA (FlexRay output) - Pull-up resistor control 50kΩ - CMOS hysteresis input
U	Pull-up control  Digital output  Automotive input  Standby control  Analog input	- Analog input, General-purpose I/O port - Output 4mA - Output 4mA (FlexRay output) - Pull-up resistor control 50kΩ - Automotive input
V	CMOS-hys input Standby control	- CMOS hysteresis input



Type	Circuit	Remarks
W	Digital output  Digital output	- Output 4mA

Document Number: 002-04669 Rev. \*D Page 48 of 254



### 5. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

#### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### **Recommended Operating Conditions**

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### **Processing and Protection of Pins**

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- (1) Preventing Over-Voltage and Over-Current Conditions
  - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

#### (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-2Ea

Document Number: 002-04669 Rev. \*D Page 49 of 254



#### **Observance of Safety Regulations and Standards**

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

#### **Precautions Related to Usage of Devices**

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

### **Lead Insertion Type**

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### **Surface Mount Type**

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

#### Lead-Free Packaging

CAUTION: When ball grid array (PAB) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

Document Number: 002-04669 Rev. \*D Page **50** of **254** 



When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- (3) When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### **Baking**

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

#### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1  $M\Omega$ ).
  - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.
- 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- (1) Humidity
  - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- (2) Discharge of Static Electricity
  - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- (3) Corrosive Gases, Dust, or Oil
  - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- (4) Radiation, Including Cosmic Radiation
  - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- (5) Smoke, Flame
  - CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

Document Number: 002-04669 Rev. \*D Page **51** of **254** 

### 6. Handling Devices

This section explains the latch-up prevention and pin processing.

#### ■ For latch-up prevention

If a voltage higher than  $V_{CC}$  ( $V_{CCE}$  in case of terminal corresponding to  $V_{CCE}$  power supply.) or a voltage lower than  $V_{SS}$  is applied to an I/O pin, or if a voltage exceeding the ratings is applied between  $V_{CC}$  and  $V_{SS}$  pins or  $V_{CCE}$  and  $V_{SS}$  pins, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.

Also, the analog power supply ( $AV_{CC}$ , AVRH), analog input and digital power supply ( $V_{CCE}$ ) must not be exceed the digital power supply ( $V_{CC}$ ) when the power supply to the analog system and digital power supply ( $V_{CCE}$ ) are turned on or off.

In the correct power-on sequence of the microcontroller, turn on the digital power supply ( $V_{CC}$ ), analog power supplies ( $AV_{CC}$ , AVRH) and digital power supply ( $V_{CCE}$ ) simultaneously. Or, turn on the digital power supply ( $V_{CC}$ ), and then turn on analog power supplies ( $AV_{CC}$ , AVRH) and digital power supply ( $V_{CCE}$ ).

#### ■ Treatment of unused pins

If unused input pins are left open, they may cause a permanent damage to the device due to malfunction or latch-up. Connect at least a  $2k\Omega$  resistor to each of the unused pins for pull-up or pull-down processing.

Also, if I/O pins are not used, they must be set to the output state for releasing or they must be set to the input state and treated in the same way as for the input pins.

#### Power supply pins

The device is designed to ensure that if the device contains multiple  $V_{CC}$  or  $V_{SS}$  pins, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power supply or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown in figure 1, all Vss power supply pins must be treated in the similar way. If multiple Vcc or Vss systems are connected, the device cannot operate correctly even within the guaranteed operating range.




Figure 1 Power Supply Input Pins

The power supply pins should be connected to  $V_{CC}$  and  $V_{SS}$  pins of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between  $V_{CC}$  and  $V_{SS}$  pins.

Document Number: 002-04669 Rev. \*D Page **52** of **254** 



#### ■ Crystal oscillation circuit

An external noise to the X0 or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out X0 and X1 pins, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.

The printed circuit board artwork is recommended to surround the X0 and X1 pins by ground circuits.

#### ■ Mode pins (MD1, MD0)

Connect the MD1and MD0 mode pins to the  $V_{CC}$  or  $V_{SS}$  pin directly. To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and  $V_{CC}$  or  $V_{SS}$  pin on the printed circuit board. Also, use the low-impedance pin connection.

#### During power-on

To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on.

### ■ Notes during PLL clock operation

When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self-oscillator circuit built in the PLL clock. This operation is not guaranteed.

#### ■ Treatment of A/D converter power supply pins

Connect the pins to have AV<sub>CC</sub>=AVRH=V<sub>CC</sub> and AV<sub>SS</sub>/AVRL=V<sub>SS</sub> even if the A/D converter is not used.

#### ■ Notes on using external clock

An external clock is not supported. None of the external direct clock input can be used for both main clock and sub clock.

### ■ Power-on sequence of A/D converter analog inputs

Be sure to turn on the digital power supply ( $V_{CC}$ ,  $V_{CCE}$ ) first, and then turn on the A/D converter power supplies (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN63). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply ( $V_{CC}$ ,  $V_{CCE}$ ). When the AVRH pin voltage is turned on or off, it must not exceed AV<sub>CC</sub>. Even if a common analog input pin is used as an input port, its input voltage must not exceed AVcc. (However, the analog power supply and digital power supply can be turned on or off simultaneously.)

#### ■ Treatment of C pin

This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device. For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

Note: Please see the latest data sheet for a detailed specification of the operation voltage.

#### Function switching of a multiplexed port

To switch between the port function and the multiplexed pin function, use the PFR (port function register). However, if a pin is also used for an external bus, its function is switched by the external bus setting. For details, see " I/O PORTS" in the hardware manual.

#### ■ Low-power consumption mode

To transit to the sleep mode, watch mode, stop mode, watch mode(power-off) or stop mode(power-off), follow the procedure explained in "Activating the sleep mode, watch mode, or stop mode" or "Activating the watch mode (power-off) or stop mode(power-off)" of " POWER CONSUMPTION CONTROL" in the hardware manual.

Take the following notes when using a monitor debugger.

Do not set a break point for the low-power consumption transition program. Do not execute an operation step for the low-power consumption transition program.

Document Number: 002-04669 Rev. \*D Page **53** of **254** 



### ■ Notes When Writing Data in a Register Having the Status Flag

When writing data in the register that has a status flag (especially, an interrupt request flag) to control function, taking care not to clear its status flag erroneously must be followed.

The program must be written not to clear the flag to the status bit, and then to set the control bits to have the desired value.


Especially, if multiple control bits are used, the bit instruction cannot be used. (The bit instruction can access to a single bit only.) By the Byte, Half-word, or Word access, data is written to the control bits and status flag simultaneously. During this time, take care not to clear other bits (in this case, the bits of status flag) erroneously.

Note: These points can be ignored because the bit instructions are already taken the points into consideration.


Document Number: 002-04669 Rev. \*D Page **54** of **254** 




### 7. Block Diagram

















### 8. Memory Map

### MB91F527, MB91F528



Document Number: 002-04669 Rev. \*D Page 59 of 254

### 9. I/O Map

The following I/O map shows the relationship between memory space and registers for peripheral resources.

Legend of I/O Map

O00090 <sub>H</sub> 000094 <sub>H</sub> 000098 <sub>H</sub>	+0 BT1TM 000000000	+1       R[R] H	+2	+3	Block	
000094 н		R[R] H		. 5		
		00000000	BT1TMCR[ 00000000	•		
000008	-	BT1STC[R/W] B 00000000	-	-	D (1)	
000098 н	BT1PCSR/BT1			H/BT1DTBF[R/W] H 00000000	Base timer 1	
00009С н	BTSEL[R/W] B 000 0	-	BTSSSR[W] B,H			
0000А0 н	ADERH [R/ 00000000	• ' '	ADERL [R/W]B, H, W 00000000 00000000			
0000A4 <sub>н</sub>	ADCS1 [R/W] B, H,W 00000000	ADCS0 [R/W] B, H,W 00000000	ADCR1 [R] B, H,W	ADCR0 [R] B, H,W XXXXX XXX	A/D converter	
0000A8 <sub>н</sub>	ADCT1 [R/W] B, H,W 00010000	ADCT0 [R/W] B, H,W 00101100	ADSCH [R/W] B, H,W 00000 ♠	ADECH [R/W] B, H,W		
				Data access attribution B: Byte H: Half-word W: Word (Note)The access attribution access attribution is disabled.		

The initial register value after reset indicates as follows:

- · "1": Initial value "1"
- · "0": Initial value "0"
- · "X": Initial value undefined
- · "-": Reserved bit/Undefined bit
- · "\*": Initial value "0" or "1" according to the setting

Note: The access to addresses not described is disabled.



A d droop		Diagk			
Address	+0	+1	ue / Register name +2	+3	Block
000000 <sub>H</sub>	XXXXXXXX	XXXXXXXX	PDR02 [R/W] B,H,W XXXXXXXX	XXXXXXX	
000004 <sub>H</sub>	PDR04 [R/W] B,H,W XXXXXXXX	PDR05 [R/W] B,H,W XXXXXXXX	PDR06 [R/W] B,H,W XXXXXXXX	PDR07 [R/W] B,H,W XXXXXXXX	
000008 <sub>H</sub>	PDR08 [R/W] B,H,W XXXXXXXX	PDR09 [R/W] B,H,W XXXXXXXX	PDR10 [R/W] B,H,W XXXXXXXX	PDR11 [R/W] B,H,W XXXXXXXX	
00000C <sub>H</sub>	PDR12 [R/W] B,H,W XXXXXXXX	PDR13 [R/W] B,H,W -XXXXX	PDR14 [R/W] B,H,W	PDR15 [R/W] B,H,W XXXXXX	Dort Data Daviator
000010н	PDR20 [R/W] B,H,W XXXXXXXX	PDR21 [R/W] B,H,W XXXXXXXX	PDR22 [R/W] B,H,W XXXXXX	PDR23 [R/W] B,H,W XXXXXXXX	Port Data Register
000014 <sub>H</sub>	PDR24 [R/W] B,H,W XXXXXX	PDR25 [R/W] B,H,W -XXXXXXX	PDR26 [R/W] B,H,W XXXXXX	PDR27 [R/W] B,H,W XXX-XXXX	
000018 <sub>H</sub>	PDR16 [R/W] B,H,W XXXXXXXX	PDR17 [R/W] B,H,W XXXXXXXX	PDR18 [R/W] B,H,W XXXXXXXX	PDR19 [R/W] B,H,W XXXXXXXX	
00001C <sub>H</sub>	PDR28 [R/W] B,H,W XXXXXXXX	PDR29 [R/W] B,H,W XXXXXXXX	_	_	
000020 <sub>H</sub>	XX		) [R] H,W : XXXXXXXX XXXXX	ΚΧΧ	
000024 <sub>H</sub>	XX		I [R] H,W XXXXXXXX XXXXX	ΚΧΧ	
000028н	_	_	MSCH1011 [R] B,H,W 00000000	MSCL1011 [R/W] B,H,W 00	Input Capture 10,11 32-bit ICU
00002C <sub>H</sub>	XX		0 [R] W		
000030 <sub>H</sub>		IPCP1	1 [R] W XXXXXXXX XXXXX		
000034н	_	_	_	ICS1011 [R/W] B,H,W 00000000	
000038 <sub>H</sub>	WDTECR0 [R/W] B,H,W 00000	_	_	_	Watchdog Timer
00003C <sub>H</sub>	WDTCR0 [R/W] B,H,W -00000	WDTCPR0 [W] B,H,W 00000000	WDTCR1 [R] B,H,W 0110	WDTCPR1 [W] B,H,W 00000000	[S]
000040н	_		_	_	Reserved
000044 <sub>H</sub>	DICR [R/W] B 0	_	_	_	Delayed Interrupt
000048 <sub>H</sub> to 00005C <sub>H</sub>	_	_	_	_	Reserved
000060н		0 [R/W] H XXXXXXXX		[R] H XXXXXXXX	Delegat Toron 2
000064 <sub>H</sub>		0 [R/W] H XXXXXXXX	TMCSR0 [F	R/W] B,H,W 0-000000	Reload Timer 0

Document Number: 002-04669 Rev. \*D Page **61** of **254** 



Address	+0	+1	ue / Register name +2	+3	Block
000068 <sub>H</sub>		7 [R/W] H XXXXXXXX		'[R] H XXXXXXXX	Reload Timer 7
00006Сн		7 [R/W] H XXXXXXXX	_	R/W] B,H,W 0 0-000000	Reload Tiller 7
000070 <sub>H</sub>		-	W] B,H,W -000-000 -000-000		Free-run timer selection register 8
000074 <sub>H</sub>			W] B,H,W -000-000 -000-000		Free-run timer selection register 9
000078 <sub>H</sub>	_	_	_	OCLS67 [R/W] B,H,W 0000	OCU67 Output level control register
00007C <sub>H</sub>	Ι	_	_	OCLS89 [R/W] B,H,W 0000	OCU89 Output level control register
000080 <sub>н</sub>		R [R] H 00000000		R [R/W] H -000-000	
000084н	BT0TMCR2 [R/W] B 0	-0-0-0	_	_	Base Timer 0
000088н		00000000000000000000000000000000000000	BT0PDUT/BT0PRLH/BT0DTBF [R/W] H 000000000 000000000		
00008C <sub>H</sub>		_	_	_	Reserved
000090н		R [R] H 00000000	BT1TMCR [R/W] H -00000 -000-000		
000094н	BT1TMCR2 [R/W] B 0	BT1STC [R/W] B -0-0-0-0	_	_	Base Timer 1
000098н		1PRLL [R/W] H 00000000		H/BT1DTBF [R/W] H 00000000	
00009Сн	BTSEL01 [R/W] B 0000	_		R [W] B,H 11	Base Timer 0,1
0000A0 <sub>H</sub> to 0000FC <sub>H</sub>		_	_	_	Reserved
000100 <sub>н</sub>		1 [R/W] H XXXXXXXX		[R] H XXXXXXXX	Reload Timer 1
000104н		1 [R/W] H XXXXXXXX		R/W] B, H,W 0-000000	Reloau Tilliel T
000108 <sub>H</sub>		2 [R/W] H XXXXXXXX		? [R] H XXXXXXXX	Reload Timer 2
00010C <sub>H</sub>		2 [R/W] H XXXXXXXX	TMCSR2 [R/W] B,H,W 00000000 0-000000		Reload Tillel 2
000110н		3 [R/W] H XXXXXXXX	TMR3 [R] H XXXXXXXX XXXXXXX		Dolond Times 2
000114 <sub>H</sub>		3 [R/W] H XXXXXXXX	_	R/W] B,H,W 0-000000	Reload Timer 3
000118 <sub>H</sub>		MSCY4 [R] H,W  XXXXXXXX XXXXXXXX XXXXXXXX			Input Capture 4,5
00011С <sub>Н</sub>	XX		[R] H,W	«xx	Cycle measurement data register 45

Document Number: 002-04669 Rev. \*D Page **62** of **254** 



A ddraga		Plank			
Address	+0	+1	+2	+3	Block
000120 <sub>н</sub>		OCCP6	[R/W] W		
000120H		00000000 00000000	00000000 00000000		
000124 <sub>Н</sub>			Output		
00012 <del>1</del> H		00000000 00000000	00000000 00000000		Compare 6,7
			OCSH67 [R/W]	OCSL67 [R/W]	32-bit OCU
000128 <sub>H</sub>	_	_	B,H,W	B,H,W	
			000	000000	
00012C <sub>H</sub>			[R/W] W		
			00000000 00000000		
000130 <sub>Н</sub>			[R/W] W		Output
		00000000 00000000	00000000 00000000	00010010010	Compare 8,9
000404			OCSH89 [R/W]	OCSL89 [R/W]	32-bit OCU
000134 <sub>H</sub>	_	_	B,H,W	B,H,W	
		000004	000	000000	
000138 <sub>н</sub>			2 [R/W] W		
			00000000 00000000		Output
00013C <sub>H</sub>			3 [R/W] W 0 00000000 00000000		Output Compare 12,13
			OCSH1213 [R/W]	OCSL1213 [R/W]	32-bit OCU
000140н			B,H,W	B,H,W	32-bit 000
000 1 <del>4</del> 0H	_	_	000	000000	
000144 <sub>H</sub>			000	000000	
to	_	_		_	Reserved
0001B4 <sub>H</sub>					1100011000
	EPFR64 [R/W]	EPFR65 [R/W]	EPFR66 [R/W]	EPFR67 [R/W]	
0001B8 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00-	0000-00-	000000	0000	
	EPFR68 [R/W]	EPFR69 [R/W]	EPFR70 [R/W]	EPFR71 [R/W]	7
0001BC <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	0000	0000	00000	-0-0-0	
	EPFR72 [R/W]	EPFR73 [R/W]	EPFR74 [R/W]	EPFR75 [R/W]	
0001C0 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	000000-0	00000000	00000000	0000000	
	EPFR76 [R/W]	EPFR77 [R/W]	EPFR78 [R/W]	EPFR79 [R/W]	
0001С4 <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00000-0-	000000	00	00000000	Extended port function register
	EPFR80 [R/W]	EPFR81 [R/W]	EPFR82 [R/W]	EPFR83 [R/W]	Exterior port randien regioner
0001C8 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00000	00000000	00000000	-0000000	4
	EPFR84 [R/W]	EPFR85 [R/W]	EPFR86 [R/W]	EPFR87 [R/W]	
0001СС <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00000000	000000	00000		-
000450	EPFR88 [R/W]	EPFR89 [R/W]	EPFR90 [R/W]	EPFR91 [R/W]	
0001D0 <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	0	-0-00000	-0-0-0-0 EDED04 (DAVI	-0-0-0-0	4
000104	EPFR92 [R/W]	EPFR93 [R/W]	EPFR94 [R/W]	EPFR95 [R/W]	
0001D4 <sub>H</sub>	B,H,W -0-0-0	B,H,W 0000000	B,H,W -0-0-0	B,H,W -0-0-0	
		1 00000000 A4 [R/W] H	-0-0-0-0 TMR4		
0001D8 <sub>H</sub>		XXXXXXXXX		XXXXXXXX	Reload Timer 4
	^^^^	. ^^^^^	^^^^	^^^^^	



A -1 -1		Address offset val	ue / Register name		Disale	
Address	+0	+1	+2	+3	Block	
0001DC <sub>H</sub>	TMRLRB	4 [R/W] H	TMCSR4 [F	R/W] B, H,W	Reload Timer 4	
000 IDCH	XXXXXXX	XXXXXXX	00000000	0-00000	Reload Tillel 4	
	EPFR96 [R/W]	EPFR97 [R/W]	EPFR98 [R/W]	EPFR99 [R/W]		
0001E0 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W		
	-0-0-0	-0-0-0	0000-0-0	0000		
	EPFR100 [R/W]	EPFR101 [R/W]	EPFR102 [R/W]	EPFR103 [R/W]		
0001E4 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W		
	00-	00-	00-	00-	Extended port function register	
	EPFR104 [R/W]	EPFR105 [R/W]	EPFR106 [R/W]	EPFR107 [R/W]	Extended port function register	
0001E8 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W		
	00-	00-	00-	00-		
	EPFR108 [R/W]	EPFR109 [R/W]	EPFR110 [R/W]	EPFR111 [R/W]		
0001EC <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W		
	00000	000000	000000	0		
0001F0 <sub>H</sub>	TMRLRA	5 [R/W] H	TMR5	[R] H		
OOO II OH	XXXXXXX	XXXXXXX		XXXXXXX	Reload Timer 5	
0001F4 <sub>H</sub>	TMRLRB	5 [R/W] H	TMCSR5 [F	R/W] B, H,W	Reload Timer 5	
000 II <del>1</del> H	XXXXXXX	XXXXXXX	00000000	0-000000		
0001F8 <sub>н</sub>	TMRLRA	.6 [R/W] H	TMR6	[R] H		
UUU II OH	XXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXX	Reload Timer 6	
0001FC <sub>н</sub>	TMRLRB	6 [R/W] H	TMCSR6 [F	R/W] B, H,W	Reload Tiller 6	
000 IFCH	XXXXXXX	XXXXXXX	00000000	0-00000		
000200 <sub>H</sub>						
to	_	_	_	_	Reserved	
000238 <sub>H</sub>						
00023С <sub>Н</sub>	DACR0 [R/W] B,H,W	DADR0 [R/W] B,H,W	DACR1 [R/W] B,H,W	DADR1 [R/W] B,H,W	DA Converter	
00023CH	0	XXXXXXX	0	XXXXXXX	DA Converter	
000240 <sub>H</sub>		CPCLR3	3 [R/W] W			
000240H		11111111 11111111	11111111 11111111			
000244 <sub>H</sub>		TCDT3	[R/W] W		Free-run Timer 3	
000244 <sub>H</sub>		00000000 00000000	00000000 00000000		32-bit FRT	
	TCCSH3 [R/W]	TCCSL3 [R/W]			32-bit i Ki	
000248н	B,H,W	B,H,W	_	_		
	000	-1-00000				
00024С <sub>н</sub>		CPCLR4	[R/W] W			
00024CH			11111111 11111111			
000250 <sub>H</sub>			[R/W] W		Free-run Timer 4	
000230H		00000000 00000000	00000000 00000000	Free-run Timer 4 32-bit FRT		
	TCCSH4 [R/W]	TCCSL4 [R/W]			32-DICT IXI	
000254н	B,H,W	B,H,W	_	_		
	000	-1-00000				
000258 <sub>H</sub>						
to	_	_	_	_	Reserved	
0002C0 <sub>H</sub>						
0002C4 <sub>H</sub>						
to	_	_	_	_	Reserved	
0002FC <sub>H</sub>						
000300н						
to	_	_	_	_	Reserved	
00030С <sub>Н</sub>						



Address		Address offset va	lue / Register name	Block
Address	+0	+1	+2 +3	Block
000310 <sub>Н</sub>	_	_	MPUCR [R/W] H 000000-00100	
000314 <sub>H</sub>	_	_		
000318 <sub>H</sub>		-	_	
00031С <sub>н</sub>	_	_	_	
000320н	;			
000324 <sub>H</sub>	_	_	DPVSR [R/W] H 000000	
000328 <sub>Н</sub>	,		R [R] W	
00032С <sub>н</sub>	<u> </u>	_	DESR [R/W] H 000000	MPU [S] (Only CPU core can access this
000330н			[RW] W X XXXXXXX XXXX0000	area)
000334н	_	_	PACR0 [R/W] H 000000-0 000000	
000338н			[RW] W x xxxxxxx xxxx0000	
00033Сн		_	PACR1 [R/W] H 000000-0 000000	
000340 <sub>н</sub>				
000344 <sub>Н</sub>	_	<u>-</u>	X XXXXXXX XXXX0000 PACR2 [R/W] H 000000-0 000000	
		PARR3	[R/W] W	
000348н			X XXXXXXX XXXX0000	
00034С <sub>Н</sub>	_	_	PACR3 [R/W] H 000000-0 000000	
000350 <sub>Н</sub>			[R/W] W X XXXXXXXX XXXX0000	
000354н	_	_	PACR4 [R/W] H 000000-0 000000	
000358 <sub>Н</sub>			[R/W] W X XXXXXXXX XXXX0000	MPU [S]
00035С <sub>Н</sub>	_	_	PACR5 [R/W] H 000000-0 000000	(Only CPU core can access this area)
000360н			[R/W] W X XXXXXXXX XXXX0000	
000364н	PACR6 IRAVI H			
000368 <sub>Н</sub>			[RW] W X XXXXXXXX XXXX0000	
00036Сн	<del>_</del>	_	PACR7 [R/W] H 000000-0 00000-0	
000370 <sub>Н</sub> to				Reserved [S]
0003AC <sub>H</sub>		-	_	Neserveu [S]

Document Number: 002-04669 Rev. \*D Page **65** of **254** 



Address:		Diode			
Address	+0	+1	+2	+3	Block
0003B0 <sub>H</sub> to 0003FC <sub>H</sub>	ı	П	_	_	Reserved [S]
000400 <sub>H</sub>	ICSEL0 [R/W] B,H,W 000	ICSEL1 [R/W] B,H,W 0000	ICSEL2 [R/W] B,H,W 0	ICSEL3 [R/W] B,H,W 0	
000404 <sub>H</sub>	ICSEL4 [R/W] B,H,W 0	ICSEL5 [R/W] B,H,W 000	ICSEL6 [R/W] B,H,W	ICSEL7 [R/W] B,H,W	
000408 <sub>H</sub>	ICSEL8 [R/W] B,H,W 00	ICSEL9 [R/W] B,H,W	ICSEL10 [R/W] B,H,W 00	ICSEL11 [R/W] B,H,W 000	DMA request generation and
00040Сн	ICSEL12 [R/W] B,H,W 0	ICSEL13 [R/W] B,H,W 00	ICSEL14 [R/W] B,H,W 00	ICSEL15 [R/W] B,H,W 00	clear
000410 <sub>H</sub>	ICSEL16 [R/W] B,H,W 0000	ICSEL17 [R/W] B,H,W 00	ICSEL18 [R/W] B,H,W 000000	ICSEL19 [R/W] B,H,W 000	
000414 <sub>H</sub>	ICSEL20 [R/W] B,H,W 000	ICSEL21 [R/W] B,H,W 00	ICSEL22 [R/W] B,H,W 00	ICSEL23 [R/W] B,H,W 00	
000418 <sub>H</sub>	IRPR0H [R] B,H,W 00	IRPR0L [R] B,H,W 00	IRPR1H [R] B,H,W 00	IRPR1L [R] B,H,W 00	
00041C <sub>H</sub>	_	_	IRPR3H [R] B,H,W 000000	IRPR3L [R] B,H,W 000000	
000420 <sub>H</sub>	IRPR4H [R] B,H,W 0000	IRPR4L [R] B,H,W 0000	IRPR5H [R] B,H,W 0000	IRPR5L [R] B,H,W 0000000-	Interrupt Request Batch
000424н	IRPR6H [R] B,H,W 00	IRPR6L [R] B,H,W 0000	IRPR7H [R] B,H,W -0-00	IRPR7L [R] B,H,W	Reading Register
000428 <sub>H</sub>	IRPR8H [R] B,H,W 0	IRPR8L [R] B,H,W -00	IRPR9H [R] B,H,W -0	IRPR9L [R] B,H,W -0	
00042C <sub>H</sub>	IRPR10H [R] B,H,W -0	IRPR10L [R] B,H,W -0	IRPR11H [R] B,H,W 0	IRPR11L [R] B,H,W 0	
000430н	IRPR12H [R] B,H,W 0000	IRPR12L [R] B,H,W 00	IRPR13H [R] B,H,W 00	IRPR13L [R] B,H,W 00	Interrupt Request Batch
000434н	IRPR14H [R] B,H,W 00000000	IRPR14L [R] B,H,W 00000000	IRPR15H [R] B,H,W 000	IRPR15L [R] B,H,W 00000000	Reading Register
000438 <sub>H</sub>	ICSEL24 [R/W] B,H,W 00	ICSEL25 [R/W] B,H,W 00000	ICSEL26 [R/W] B,H,W 0	ICSEL27 [R/W] B,H,W 0	DMA request generation and clear
00043Сн	IRPR16H [R] B,H,W 000	IRPR16L [R] B,H,W 00000	IRPR17H [R] B,H,W 000	IRPR17L [R] B,H,W 000	Interrupt Request Batch Reading Register

Document Number: 002-04669 Rev. \*D Page **66** of **254** 



Address	+0	+1	ue / Register name +2	+3	Block
	ICR00 [R/W] B,H,W	ICR01 [R/W] B,H,W	ICR02 [R/W] B,H,W	ICR03 [R/W] B,H,W	
000440 <sub>H</sub>	11111	11111	11111	11111	
	ICR04 [R/W] B,H,W	ICR05 [R/W] B,H,W	ICR06 [R/W] B,H,W	ICR07 [R/W] B,H,W	
000444н	11111	11111	11111	11111	
000440	ICR08 [R/W] B,H,W	ICR09 [R/W] B,H,W	ICR10 [R/W] B,H,W	ICR11 [R/W] B,H,W	
000448 <sub>H</sub>	11111	11111	11111	11111	
00044С <sub>н</sub>	ICR12 [R/W] B,H,W	ICR13 [R/W] B,H,W	ICR14 [R/W] B,H,W	ICR15 [R/W] B,H,W	
00044CH	11111	11111	11111	11111	
000450н	ICR16 [R/W] B,H,W	ICR17 [R/W] B,H,W	ICR18 [R/W] B,H,W	ICR19 [R/W] B,H,W	
000-100H	11111	11111	11111	11111	
000454 <sub>н</sub>	ICR20 [R/W] B,H,W	ICR21 [R/W] B,H,W	ICR22 [R/W] B,H,W	ICR23 [R/W] B,H,W	
000.0.11	11111	11111	11111	11111	Interrupt Controller [S]
000458 <sub>н</sub>	ICR24 [R/W] B,H,W	ICR25 [R/W] B,H,W	ICR26 [R/W] B,H,W	ICR27 [R/W] B,H,W	
	11111	11111	11111	11111	
00045Сн	ICR28 [R/W] B,H,W	ICR29 [R/W] B,H,W	ICR30 [R/W] B,H,W	ICR31 [R/W] B,H,W	
	11111	11111	11111	11111	
000460 <sub>H</sub>	ICR32 [R/W] B,H,W 11111	ICR33 [R/W] B,H,W 11111	ICR34 [R/W] B,H,W 11111	ICR35 [R/W] B,H,W 11111	
	ICR36 [R/W] B,H,W	ICR37 [R/W] B,H,W	ICR38 [R/W] B,H,W	ICR39 [R/W] B,H,W	
000464 <sub>H</sub>	11111	11111	11111	11111	
	ICR40 [R/W] B,H,W	ICR41 [R/W] B,H,W	ICR42 [R/W] B,H,W	ICR43 [R/W] B,H,W	
000468н	11111	11111	11111	11111	
	ICR44 [R/W] B,H,W	ICR45 [R/W] B,H,W	ICR46 [R/W] B,H,W	ICR47 [R/W] B,H,W	
00046С <sub>н</sub>	11111	11111	11111	11111	
000470 <sub>H</sub>					
to	_	_	_	_	Reserved [S]
00047С <sub>н</sub>					
	DOTED IDI		STBCR [R/W]		Reset Control [S]
000480н	RSTRR [R] B,H,W	RSTCR [R/W] B,H,W	B,H,W *		Power Control [S]
000 <del>4</del> 60H	XXXXXX	Б,П,VV 1110	00011	_	*: Writing STBCR by DMA is
	^^^^	1110	00011		forbidden
000484 <sub>H</sub>	_	_	_	_	Reserved [S]
000488 <sub>H</sub>			DIVR2 [R/W] B,H,W	_	Clock Control [S]
	000	0001	0011		
00048C <sub>H</sub>	<del>_</del>	<u> </u>	<del>_</del>	<u> </u>	Reserved [S]
000490 <sub>H</sub>	IORR0 [R/W] B,H,W	IORR1 [R/W] B,H,W	IORR2 [R/W] B,H,W	IORR3 [R/W] B,H,W	
	-0000000	-0000000	-0000000	-0000000	
000494 <sub>н</sub>	IORR4 [R/W] B,H,W	IORR5 [R/W] B,H,W	IORR6 [R/W] B,H,W	IORR7 [R/W] B,H,W	
	-0000000	-0000000	-0000000	-0000000	DMA request by
000498н	IORR8 [R/W] B,H,W			IORR11 [R/W] B,H,W	peripheral [S]
	-0000000 IORR12 [R/W]	-0000000	-0000000	-0000000	
00049С <sub>н</sub>	B,H,W	IORR13 [R/W] B,H,W	IORR14 [R/W] B,H,W	IORR15 [R/W] B,H,W	
000 <del>4</del> 30H	-0000000	-0000000	-0000000	-0000000	
0004A0 <sub>H</sub>	_	_	_	_	Reserved
300 II (OH	CANPRE [R/W]				1,0001700
0004A4 <sub>н</sub>	B,H,W	_	_	_	CAN prescaler
	00000				2 p. 0000101
000440			CSCFG[R/W]B,H,W	CMCFG[R/W]B,H,W	Ola ala manaita a construit de la construit
0004A8 <sub>н</sub>	<del>_</del>	_	0	0000000	Clock monitor control register



Ī		Address offset va	lue / Register name		
Address	+0	+1	+2	+3	Block
000440	ADERH0	[R/W] B,H	ADERL0	[R/W] B,H	Analas ispert control register O
0004AС <sub>н</sub>	11111111	11111111	11111111	11111111	Analog input control register 0
000400	ADERH1	Analog input control register 1			
0004В0н	11111111	11111111	11111111	11111111	Analog input control register 1
0004B4 <sub>H</sub>		_	_	_	Reserved
000400	CUCR0 [R	/W] B,H,W	CUTD0 [R	/W] B,H,W	
0004В8 <sub>н</sub>		000	1000000	00000000	
000400		CUTR0	[R] B,H,W		
0004ВСн		00000000 0	0000000 00000000		DTC/M/DT/
0004C0 <sub>H</sub>	_	_	_	_	RTC/WDT1 calibration
0004C4 <sub>H</sub>	CUCR1 [R	/W] B,H,W	CUTD1 [R	/W] B,H,W	Calibration
0004C4H		000	11000011	01010000	
0004С8 <sub>Н</sub>		-	[R] B,H,W		
0004C0H		00000000 0	0000000 00000000	_	
0004CC <sub>H</sub>	_	_	_	_	Reserved
	PLL2DIVM[R/W]	PLL2DIVN[R/W]	PLL2DIVG[R/W]	PLL2MULG[R/W]	
0004D0 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	0000	-0000000	0000	00000000	Clock control for FlexRay
	PLL2CTRL[R/W]	PLL2DIVK[R/W]	CLKR2[R/W]		Clock control for Flow tay
0004D4 <sub>Н</sub>	B,H,W	B,H,W	B,H,W	_	
	0000	0	000000		
	ICSEL28 [R/W]	ICSEL29 [R/W]	ICSEL30 [R/W]	ICSEL31 [R/W]	
0004D8 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	0	0	0	0	DMA request generation and
000450	ICSEL32 [R/W]	ICSEL33 [R/W]			clear
0004DC <sub>H</sub>	B,H,W	B,H,W	_	_	
000450	0	0			
0004E0 <sub>H</sub>					Decemied
to 00050C <sub>H</sub>	_	_	_	_	Reserved
00030CH			MTMCR [R/W]		
000510 <sub>H</sub>	CSELR [R/W] B,H,W	CMONR [R] B,H,W	B,H,W	STMCR [R/W] B,H,W	
000310 <sub>H</sub>	00100	00100	00001111	0000-111	Clock Control [S]
	PLL CR IR	/W] B,H,W		PTMCR [R/W] B,H,W	Clock Control [6]
000514 <sub>H</sub>	_	1110000	-0000000	00	
			CPUAR [R/W] B,H,W		
000518 <sub>H</sub>	_	_	0XXX	_	Reset Control [S]
00051С <sub>н</sub>	_	_	_	_	Reserved [S]
	CCPSSELR [R/W]			CCPSDIVR [R/W]	
000520 <sub>H</sub>	B,H,W	_	_	B,H,W	
	0			-000-000	
		CCPLLFBR [R/W]	CCSSFBR0 [R/W]	CCSSFBR1 [R/W]	
000524н	_	B,H,W	B,H,W	B,H,W	
		-0000000	000000	00000	Clock Control 2
		CCSSCCR0 [R/W]	CCSSCCD	1 [R/W] H,W	[S]
000528 <sub>H</sub>	_	B,H,W		[R/VV] H,VV 	
		0000			
		CCCGRCR0 [R/W]	CCCGRCR1 [R/W]	CCCGRCR2 [R/W]	
00052C <sub>H</sub>	_	B,H,W	B,H,W	B,H,W	
		0000	0000000	0000000	

Document Number: 002-04669 Rev. \*D

Page **68** of **254** 



Address	+0	+1	lue / Register name +2	+3	Block
000530н	CCRTSELR [R/W] B,H,W 00	_	CCPMUCR0 [R/W] B,H,W 000	CCPMUCR1 [R/W] B,H,W 000000	Clock Control 2 [S]
000534 <sub>Н</sub> to 00053С <sub>Н</sub>	_	_	_	_	Reserved
000540 <sub>H</sub>	EIRR2 [R/W] B,H,W XXXXXXXX	ENIR2 [R/W] B,H,W 00000000	ELVR2 [R/W] B,H,W 00000000 00000000		
000544 <sub>H</sub> to 00054C <sub>H</sub>	_	_	_	_	Reserved
000550 <sub>H</sub>	EIRR0 [R/W] B,H,W XXXXXXXX	ENIR0 [R/W] B,H,W 00000000	_	W] B,H,W 00000000	External Interrupt (INT0 to 7)
000554н	EIRR1 [R/W] B,H,W XXXXXXXX	ENIR1 [R/W] B,H,W 00000000	ELVR1 [R	W] B,H,W 00000000	External Interrupt (INT8 to 15)
000558 <sub>H</sub>	_	_	_	_	Reserved
00055С <sub>н</sub>	_	_		[RW] H 00000000	
000560н	_	WTCRH [R/W] B 00	WTCRM [R/W] B,H 00000000	WTCRL [R/W] B,H 00-0	Real Time Clock (RTC)
000564 <sub>H</sub>	_	WTBRH [R/W] B XXXXXX	WTBRM [R/W] B XXXXXXXX	WTBRL [R/W] B XXXXXXXX	Treal fillie clock (IXTC)
000568н	WTHR [R/W] B,H 00000	WTMR [R/W] B,H 000000	WTSR [R/W] B 000000	_	
00056С <sub>н</sub>	_	CSVCR [R/W] B 000111	_	_	Clock Supervisor
000570 <sub>H</sub> to 00057C <sub>H</sub>	_	_	_	_	Reserved
000580 <sub>H</sub>	REGSEL [R/W] B,H,W 0110011-		_	_	Regulator Control / Low Voltage
000584н	LVD5R [R/W] B,H,W 1	LVD5F [R/W] B,H,W 00000001	LVD [R/W] B,H,W 010000	_	Detection
000588 <sub>H</sub> , 00058С <sub>Н</sub>	_		_	_	Reserved
000590н	PMUSTR [R/W] B,H,W 01X	PMUCTLR [R/W] B,H,W 0-00	PWRTMCTL [R/W] B,H,W 011		PMU
000594 <sub>Н</sub>	PMUINTF0 [R/W] B,H,W 00000000	PMUINTF1 [R/W] B,H,W 00000000	PMUINTF2 [R/W] B,H,W 0000	PMUINTF3 [R/W] B,H,W 00000000	PMU
00059C <sub>H</sub> to 0005FC <sub>H</sub>	_	_	_	_	Reserved

Document Number: 002-04669 Rev. \*D Page **69** of **254** 



		Address offset va	lue / Register name					
Address	+0	+1	+2	+3	Block			
000600 <sub>H</sub>			[R/W] W 000 1111-001					
000604 <sub>H</sub>			[R/W] W	External Bus				
			XXX XXXX-XX0		Interface [S]			
000608 <sub>H</sub>			[R/W] W KXX XXXX-XX0	•				
		External Bus						
00060C <sub>H</sub>			[R/W] W (XX XXXX-XX0	)	Interface [S]			
000610н								
to	_	_	_	_	Reserved [S]			
00063C <sub>H</sub>								
000640 <sub>H</sub>		· ·	[R/W] W					
• • • • • • • • • • • • • • • • • • • •			0100		4			
000644 <sub>H</sub>			[R/W] W		F			
•••			XXXX		External Bus			
000648 <sub>H</sub>			[R/W] W		Interface [S]			
		ACD2	XXXX [R/W] W					
00064С <sub>н</sub>			XXXX					
000650 <sub>H</sub>								
to	_	_	_	_	Reserved [S]			
00067C <sub>H</sub>					r tecented [e]			
000680н								
000004		AWR1	[R/W] W		External Bus Interface [S]			
000684 <sub>н</sub>	-	XXXX XXXXXXXX	XXXXXXXX XXXXX->	<b>&lt;</b> -				
000688 <sub>H</sub>		AWR2	[R/W] W					
ООООООН	-	XXXX XXXXXXX	XXXXXXXX XXXXX->	<-				
00068С <sub>н</sub>			[R/W] W					
	-	XXXX XXXXXXXX	XXXXXXXX XXXXX->	<b>(</b> -				
000690 <sub>H</sub>								
to	_	_	_	_	Reserved [S]			
0006FC <sub>H</sub>								
000700 <sub>H</sub>					D			
to	_	_	_	_	Reserved			
00070C <sub>H</sub>			DDCCDC IDAMI D					
000710 <sub>H</sub>	BPCCRA [R/W] B 00000000	BPCCRB [R/W] B 00000000	BPCCRC [R/W] B 00000000	_				
	0000000		A [R/W] W	<u> </u>	†			
000714 <sub>H</sub>		Bus Performance						
		Counter						
000718 <sub>H</sub>			203					
000=10		1						
00071С <sub>н</sub>								
000720 <sub>H</sub>			000000000 000000000					
to	_	_	_	_	Reserved			
0007F8 <sub>H</sub>								
0007FC <sub>H</sub>	BMODR [R] B, H, W XXXXXXXX	_	_	_	Mode Register			

Document Number: 002-04669 Rev. \*D Page **70** of **254** 



		)	<b>5</b> 1 1			
Address	+0	+1	ue / Register name +2	+3	Block	
000800 <sub>H</sub>						
to	_	_	_	_	Reserved [S]	
00083C <sub>H</sub>						
000840 <sub>н</sub>		_R [R/W] H		FSTR [R/W] B	Flash Memory	
	-010	000 00	_	001	Register [S]	
000844н						
to	_	_	_	_	Reserved [S]	
000854 <sub>H</sub>						
000858 <sub>Н</sub>	_	_		N [R/W] H	Wild Register [S]	
000050			0000000	00000000		
00085Сн					Decembed [C]	
to 00087С <sub>Н</sub>	_	_	_	_	Reserved [S]	
00067 CH			   [R/W] W			
000880 <sub>H</sub>		XXXXXX X	• •	_		
			) [R/W] W	-		
000884н	,	XXXXXXXX XXXXXXXX		XXXX		
			1 [R/W] W			
000888н		XXXXXX XX	•			
			1 [R/W] W			
00088С <sub>н</sub>		XXXXXXXX XXXXXXXX		XXXX		
22222						
000890н						
000004						
000894н						
000000						
000898н		XXXXXX X>	XXXXXX XXXXXX	- <b>-</b>		
00089C <sub>H</sub>			3 [R/W] W			
00009CH		XXXXXXXX XXXXXXXX		XXXX		
0008А0н			4 [R/W] W			
0000/ ton			XXXXXX XXXXXX	-	Wild Register [S]	
0008А4 <sub>Н</sub>			1 [R/W] W		villa regiotor [e]	
		XXXXXXXX XXXXXXXX		XXXX		
0008A8 <sub>H</sub>			5 [R/W] W			
			XXXXXXX XXXXXX			
0008АСн	,	WRDRU: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	5 [R/W] W	vvvv		
			6 [R/W] W	^^^^		
0008B0 <sub>H</sub>			(XXXXXX XXXXXX	_		
			6 [R/W] W			
0008В4 <sub>Н</sub>						
0008В8н			7 [R/W] W (XXXXXX XXXXXX			
000000			7 [R/W] W			
0008BC <sub>н</sub>						
000800	XXXXXXX XXXXXXX XXXXXXXX XXXXXXXXXXXXX					
0008С0 <sub>н</sub>	XXXXXX XXXXXXXX XXXXXX					
0008С4 <sub>н</sub>						
00000 <del>4</del> H	,	XXXXXXXX XXXXXXXX	XXXXXXXX XXXX	XXXX		



Address		Address offset va	alue / Register name		Block	
Address	+0	+1	+2	+3	Block	
0008С8 <sub>н</sub>			9 [R/W] W			
			XXXXXXX XXXXXX 09 [R/W] W			
0008ССн						
	XX					
0008D0 <sub>H</sub>			0 [R/W] W			
			XXXXXXX XXXXXX			
0008D4 <sub>H</sub>			I 0 [R/W] W X XXXXXXXX XXXXX	<b>/</b> //		
	^^		<u>^ ^^^^</u>  1 [R/W] W	·//		
0008D8 <sub>H</sub>			XXXXXXX XXXXXX			
			11 [R/W] W			
0008DC <sub>H</sub>	XX		X XXXXXXXX XXXXX	ХХ		
			2 [R/W] W			
0008E0 <sub>н</sub>			XXXXXXX XXXXXX			
000054			2 [R/W] W		Wild Register [S]	
0008E4 <sub>H</sub>	XX		X XXXXXXXX XXXXXX	(XX		
0008E8 <sub>н</sub>		WRAR1	3 [R/W] W			
0000E0H			XXXXXXX XXXXXX			
0008ECн			13 [R/W] W			
	XX		X XXXXXXXXX XXXXXX	(XX		
0008F0 <sub>H</sub>			4 [R/W] W XXXXXXX XXXXXX		!	
		_				
0008F4 <sub>H</sub>	xx					
0008F8 <sub>H</sub>			5 [R/W] W XXXXXXX XXXXXX			
000050			5 [R/W] W			
0008FC <sub>н</sub>	XX	XXXXXX XXXXXXX	X XXXXXXXX XXXXXX	(XX		
000900н		TPUUNLO	OCK [R/W] W			
000900H		0000000 0000000	0 00000000 00000000			
	TPULST [R] B,H,W		TPUVST [R/W]			
000904 <sub>H</sub>	0	_	B,H,W	_		
	-		000			
000908н			[R/W] B,H,W )000			
	TPUTIR [R] B,H,W	0 0-0000	J000			
00090Сн	00000000	_	_	_		
	TPUTST [R] B,H,W					
000910 <sub>H</sub>	00000000	_	_	_	Time Protection Unit [S]	
	TPUTIE [RW]					
000914 <sub>H</sub>	B,H,W	_	_	_		
	00000000					
000918 <sub>Н</sub>						
		_				
00091C <sub>H</sub>						
to	_	_	_	_		
00092С <sub>н</sub>		TDI ITONO	_ <u> </u> ) [R/W] B,H,W		_	
000930 <sub>H</sub>			0 00000000 00000000			
	<u> </u>	000000-3 00000000	, 00000000 00000000			



Address		Address offset val	ue / Register name		Block
Address	+0	+1	+2	+3	BIOCK
000934н		TPUTCN01	[R/W] B,H,W		
00093 <del>4</del> H					
000938н					
000936H					
00093C <sub>H</sub>					
00093CH			00000000 00000000		_
000940 <sub>H</sub>		TPUTCN04	[R/W] B,H,W		
0009 <del>1</del> 0H		000000 00000000	00000000 00000000		
000944н		TPUTCN05	[R/W] B,H,W		
0003 <del>11</del> H		000000 00000000	00000000 00000000		_
000948 <sub>H</sub>		TPUTCN06	[R/W] B,H,W		
0009 <del>4</del> 0H		000000 00000000	00000000 00000000		
00094C <sub>H</sub>		TPUTCN07	[R/W] B,H,W		
00094CH		000000 00000000	00000000 00000000		
	TPUTCN10 [R/W]				
000950 <sub>н</sub>	B,H,W	_	_	_	
	00000				
	TPUTCN11 [R/W]				
000954н	B,H,W	_	_	_	
	00000				
	TPUTCN12 [R/W]				
000958н	B,H,W	_	_	_	
	00000				
	TPUTCN13 [R/W]				
00095C <sub>н</sub>	B,H,W	_	_	_	Time Dretection Unit [C]
	00000				Time Protection Unit [S]
	TPUTCN14 [R/W]				
000960н	B,H,W	_	_	_	
	00000				
	TPUTCN15 [R/W]				
000964н	B,H,W	_	_	_	
	00000				
	TPUTCN16 [R/W]				
000968н	B,H,W	_	_	_	
	00000				
	TPUTCN17 [R/W]				
00096Сн	B,H,W	_	_	_	
	00000				
000070		TPUTCCO	[R] B,H,W		
000970 <sub>Н</sub>			0000000 00000000		
0000=:		7			
000974 <sub>Н</sub>					
			0000000 00000000 ! [R] B,H,W		7
000978н			0000000 00000000		
			5 [R] B,H,W		7
00097C <sub>H</sub>					
			0000000 00000000 - [R] B,H,W		7
000980 <sub>H</sub>			0000000 00000000		
			5 [R] B,H,W		7
000984н			0000000 00000000		



		Address offset v	value / Register name	<u> </u>				
Address	+0	+1	+2	+3	Block			
000988 <sub>н</sub>			C6 [R] B,H,W					
CCCCCH								
00098Сн		TPUTC	Time Destruction Unit 101					
000990 <sub>H</sub>		00000000	Time Protection Unit [S]					
to	_	_	_	_				
0009FC <sub>H</sub>								
000A00 <sub>H</sub>								
to	_	_	_	_	Reserved			
000BEC <sub>H</sub>								
000BF0 <sub>н</sub>			[R/W] B,H,W					
		00 (	00000000 00000000					
000BF4 <sub>H</sub>		_		 R/W] B,H,W	OCDU			
000BF8 <sub>H</sub>	_	_	-	XXXXXXXXX	ОСБО			
				W] B,H,W	_			
000BFC <sub>н</sub>	_	_	-	X				
000000		DCCF	R0 [R/W] W					
000С00 <sub>Н</sub>		00000000	00000000 0-000000					
000C04 <sub>H</sub>	DCSR0	[R/W] H	DTCR	0 [R/W] H				
000C04 <sub>H</sub>	0	000		00000000				
000C08 <sub>H</sub>			R0 [R/W] W					
CCCCCCH	XX		(X XXXXXXXX XXXX)	KXXX				
000С0С <sub>н</sub>		DDAF						
			(X XXXXXXXX XXXX)					
000С14 <sub>Н</sub>		[R/W] H 000		1 [R/W] H 00 00000000				
	0		R1 [R/W] W	0 0000000				
000C18 <sub>H</sub>	XX		(X XXXXXXXX XXXX)	XXXX				
222242			R1 [R/W] W					
000С1С <sub>н</sub>	XX	(XXXXXX XXXXXXX	<u>(X XXXXXXXX XXXX</u>	XXXX				
000С20 <sub>Н</sub>			R2 [R/W] W		DMA			
000C20H			00000000 0-000000		Controller			
000С24 <sub>н</sub>		! [R/W] H		2 [R/W] H	[S]			
	0	000		0 00000000	_			
000С28н	VV		R2 [R/W] W (X XXXXXXXX XXXX)	/ <b>/</b> //				
			R2 [R/W] W	\\\\\				
000С2С <sub>н</sub>	XX		(X XXXXXXXX XXXX)	(XXX				
			R3 [R/W] W					
000С30 <sub>н</sub>								
000С34н	DCSR3	[R/W] H	DTCR3	B [R/W] H				
000C34H	0	000	0000000 R3 [R/W] W	00000000				
000C38 <sub>H</sub>								
	XX	_						
000С3С <sub>н</sub>			R3 [R/W] W	/V/V				
	XX		(X XXXXXXXX XXXX)	\XXX	<del> </del>			
000С40н			R4 [R/W] W 0 00000000 0-000000					
		000						



Addross	Address offset value / Register name						Block
Address	+0	+1	+2			+3	Block
000С44 <sub>н</sub>	DCSR4 [F 0	=			4 [R/W] H	0	
	0		R4 [R/W] W	00000	0000000	U	_
000С48 <sub>н</sub>	XXX	XXXXX XXXXXX					
000040			R4 [R/W] W				
000С4С <sub>н</sub>	XXX	XXXXX XXXXXX	(X XXXXXXXX X	(XXX	XXXX		
000C50 <sub>H</sub>			R5 [R/W] W				
	DOODE !!	00000000			5 (DAA/1 L)		-
000С54н	DCSR5 [F 0	-			5 [R/W] H 0 0000000	n	
	0		R5 [R/W] W	00000	0000000	0	1
000C58 <sub>H</sub>	XXX	XXXXX XXXXXX		(XXX	XXXX		
000050			R5 [R/W] W				7
000С5С <sub>н</sub>	XXX	XXXXX XXXXXX	(X XXXXXXXX X	(XXX	XXXX		
000C60 <sub>H</sub>			R6 [R/W] W				
		00000000			0.15.4.7.1.		_
000С64н	DCSR6 [F	-			6 [R/W] H	0	
	0		R6 [R/W] W	00000	0000000	U	1
000С68 <sub>н</sub>	XXX	XXXXX XXXXXX		(XXX	XXXX		
22222	,,,,,		R6 [R/W] W	0000			1
000С6С <sub>н</sub>	XXXXXXX XXXXXXXX XXXXXXX XXXXXXX						
000С70 <sub>Н</sub>		DCCF	R7 [R/W] W				
000C70H		00000000					DMA
000C74 <sub>H</sub>	DCSR7 [R/W] H DTCR7 [R/W] H					•	Controller
	0					0	[S]
000C78 <sub>H</sub>	XXX	DSAR XXXXXX XXXXXX		(XXX	XXXX		
	7000		R7 [R/W] W	0000	0000		1
000С7Сн	XXX	XXXXX XXXXXXX		(XXX	XXXX		
000С80 <sub>н</sub>			R8 [R/W] W				1
000C80H		00000000					_
000С84 <sub>н</sub>	DCSR8 [F	=			8 [R/W] H	•	
	0			00000	0000000	U	-
000С88н	YYY	DSAH XXXXX XXXXXX	R8 [R/W] W XX XXXXXXXX X	(XXY	XXXX		
	^^^		XX	\\\\	~~~		=
000C8C <sub>H</sub>	XXX	XXXXX XXXXXX		(XXX	XXXX		
000000			R9 [R/W] W				1
000С90 <sub>н</sub>		00000000		0000			
000С94 <sub>Н</sub>	DCSR9 [F	-			9 [R/W] H		
3000076	0			00000	0000000	0	
000С98 <sub>н</sub>	V///		89 [R/W] W	/////	/////		
	XXX	XXXXX XXXXXXX		(XXX)	XXXX		-
000С9С <sub>н</sub>	DDAR9 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX						
	///X		10 [R/W] W	3.7.VV			1
000СА0 <sub>Н</sub>		00000000		0000			
000004	DCSR10 [				10 [R/W] H		
000СА4 <sub>н</sub>	0	000	00	00000	0000000	0	



Adduses		Plack				
Address	+0	Address offset		+2	+3	Block
000CA8 <sub>H</sub>		DSA XXXXXX XXXXX	R10 [R/W] V		0.07	
	XX	_				
000САС <sub>н</sub>	XX	XXXXXX XXXXXX	.R10 [R/W] \ xxx xxxxx		ΧΧΧ	
	70.		R11 [R/W] V			
000СВ0 <sub>Н</sub>		000000				
000CB4 <sub>H</sub>	DCSR11	I [R/W] H			[R/W] H	
0000B4H	0	000			00000000	
000CB8 <sub>H</sub>			R11 [R/W] V		007	
	XX	XXXXXX XXXXX	<u>xxx xxxxx</u> R11 [R/W]		XXX	_
000СВС <sub>н</sub>	xx	XXXXXX XXXXX			ΧΧΧ	
	70.		R12 [R/W] \			
000СС0н		000000				
000004	DCSR12	2 [R/W] H		DTCR12	[R/W] H	
000СС4 <sub>н</sub>	0	000		00000000	0000000	
000CC8 <sub>H</sub>			R12 [R/W] V			
00000011	XX	XXXXXX XXXXX			<b>KXX</b>	
000CCC <sub>H</sub>	VV		.R12 [R/W] V		/ <b>/</b> /	
	XXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000CD0 <sub>H</sub>	DCCR13 [R/W] W 000000 00000000 0-000000					DMA
222274	DCSR13 [R/W] H DTCR13 [R/W] H				Controller	
000CD4 <sub>Н</sub>	0 000 0000000 00000000				[S]	
000CD8 <sub>H</sub>			.R13 [R/W] V			
OOODDON	XX	XXXXXX XXXXX			<del>(XX</del>	
000CDC <sub>H</sub>	VV		.R13 [R/W] V		/ <b>/</b> //	
	^^	XXXXXX XXXXX	R14 [R/W] \		\^^	
000СЕ0н		000000				
22251	DCSR14	1 [R/W] H			· [R/W] H	
000CE4 <sub>H</sub>		000			00000000	
000CE8 <sub>H</sub>			.R14 [R/W] V			
333220	XX	XXXXXX XXXXX			<b>KXX</b>	_
000СЕС <sub>н</sub>	V/V		.R14 [R/W] V		////	
	XX	XXXXXX XXXXX			<b>\</b> \\\	-
000CF0 <sub>н</sub>	DCCR15 [R/W] W 00000000 00000000 0-000000					
000051	DCSR15 IRWI H DTCR15 IRWI H					
000CF4 <sub>Н</sub>		000			00000000	
000CF8 <sub>Н</sub>			R15 [R/W] V			
33001 OH	XXXXXXXX XXXXXXXX XXXXXXXXXXXXXXXXXXXX					
000CFC <sub>H</sub>	VV		.R15 [R/W] V		/ <b>/</b> /	
000D00 <sub>H</sub>	XX	(XXXXXX XXXXX)	<u> </u>	<u> </u>	\^^ 	
to	_	_		_	_	Reserved [S]
000DF0 <sub>H</sub>						000. 100 [0]

Document Number: 002-04669 Rev. \*D Page **76** of **254** 



<b>A.1.1</b>		Address offset val	ue / Register name		
Address	+0	+1	+2	+3	Block
000DF4 <sub>H</sub>	_	_	DNMIR [R/W] B 00	DILVR [R/W] B 11111	DMA
000DF8 <sub>н</sub>			R[R/W] W		Controller [S]
000DFC <sub>H</sub>	_	_	_	_	Reserved [S]
	DDR00 [R/W] B.H.W	DDR01 [R/W] B.H.W	DDR02 [R/W] B,H,W	DDR03 [R/W] B.H.W	
000E00 <sub>н</sub>	0000000	00000000	00000000	00000000	
000504	1		DDR06 [R/W] B,H,W		
000E04 <sub>H</sub>	00000000	00000000	00000000	00000000	
000500	DDR08 [R/W] B,H,W	DDR09 [R/W] B,H,W	DDR10 [R/W] B,H,W	DDR11 [R/W] B,H,W	
000E08 <sub>H</sub>	00000000	00000000	00000000	00000000	
000E0С <sub>н</sub>	DDR12 [R/W] B,H,W	DDR13 [R/W] B,H,W	DDR14 [R/W] B,H,W	DDR15 [R/W] B,H,W	
000E0CH	00000000	-00000		000000	Data Direction
000E10 <sub>н</sub>	DDR20 [R/W] B,H,W	DDR21 [R/W] B,H,W	DDR22 [R/W] B,H,W	DDR23 [R/W] B,H,W	Register
OOOE TOH	00000000	0000000	000000	0000000	
000E14 <sub>н</sub>	DDR24 [R/W] B,H,W	DDR25 [R/W] B,H,W	DDR26 [R/W] B,H,W	DDR27 [R/W] B,H,W	
	000000	-0000000	000000	000-0000	
000E18 <sub>н</sub>		DDR17 [R/W] B,H,W	DDR18 [R/W] B,H,W	DDR19 [R/W] B,H,W	
	00000000	00000000	00000000	00000000	
000E1C <sub>н</sub>	DDR28 [R/W] B,H,W		_	_	
	00000000	00000000	DEDOG IDAMI D LLVV	DEDOG (DAA/I D LLVA/	
000E20 <sub>H</sub>		= =	PFR02 [R/W] B,H,W		
	00000000	00000000 PFR05 [R/W] B,H,W	00000000	00000000	
000E24 <sub>H</sub>	00000000	00000000	PFR06 [R/W] B,H,W 00000000	00000000	
		PFR09 [R/W] B,H,W			
000E28 <sub>H</sub>	00000000	00000000	00000000	00000000	
		PFR13 [R/W] B,H,W	PFR14 [R/W] B,H,W		
000E2C <sub>H</sub>	00000000	-00000		000000	Port Function
		PFR21 [R/W] B,H,W	PFR22 [R/W] B.H.W	PFR23 [R/W] B,H,W	Register
000E30 <sub>н</sub>	00000000	00000000	000000	00000000	. Tog. oto:
		PFR25 [R/W] B,H,W			
000E34 <sub>H</sub>	000000	-0000000	000000	000-0000	
000500	PFR16 [R/W] B,H,W	PFR17 [R/W] B,H,W	PFR18 [R/W] B,H,W	PFR19 [R/W] B,H,W	
000E38 <sub>н</sub>	00000000	00000000	00000000	00000000	
000E3C <sub>н</sub>	PFR28 [R/W] B,H,W	PFR29 [R/W] B,H,W			
000E3CH	00000000	0000000	_	<u> </u>	
000E40 <sub>H</sub>	PDDR00 [R] B,H,W	PDDR01 [R] B,H,W	PDDR02 [R] B,H,W	PDDR03 [R] B,H,W	
JUUL-+UH	XXXXXXXX	XXXXXXXX	XXXXXXX	XXXXXXX	
000E44 <sub>H</sub>	PDDR04 [R] B,H,W	PDDR05 [R] B,H,W	PDDR06 [R] B,H,W	PDDR07 [R] B,H,W	
300E11H	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXX	
000E48 <sub>н</sub>	PDDR08 [R] B,H,W	PDDR09 [R] B,H,W	PDDR10 [R] B,H,W	PDDR11 [R] B,H,W	
222-1911	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	Port Direct
000E4C <sub>н</sub>	PDDR12 [R] B,H,W	PDDR13 [R] B,H,W	PDDR14 [R] B,H,W	PDDR15 [R] B,H,W	Read Register
	XXXXXXXXX	-XXXXX		XXXXXX	
000E50 <sub>н</sub>	PDDR20 [R] B,H,W	PDDR21 [R] B,H,W	PDDR22 [R] B,H,W	PDDR23 [R] B,H,W	
	XXXXXXXXX	XXXXXXXXX	XXXXXX	XXXXXXXX	
000E54 <sub>Н</sub>	PDDR24 [R] B,H,W XXXXXX	PDDR25 [R] B,H,W -XXXXXXX	PDDR26 [R] B,H,W	PDDR27 [R] B,H,W XXX-XXXX	
	^^^	-^^^^	XXXXXX	^^^-^^	

Document Number: 002-04669 Rev. \*D Page 77 of 254



Address		Block			
Address	+0	+1	ue / Register name +2	+3	Вюск
000E58 <sub>Н</sub>	PDDR16 [R] B,H,W XXXXXXXX	PDDR17 [R] B,H,W XXXXXXXX	PDDR18 [R] B,H,W XXXXXXXX	PDDR19 [R] B,H,W XXXXXXXX	Port Direct
000E5C <sub>н</sub>	PDDR28 [R] B,H,W XXXXXXX	PDDR29 [R] B,H,W XXXXXXX	_	_	Read Register
000E60 <sub>н</sub>	EPFR00 [R/W] B,H,W 00000000	EPFR01 [R/W] B,H,W -0-0-000	EPFR02 [R/W] B,H,W 0000	EPFR03 [R/W] B,H,W 000-0	
000E64 <sub>H</sub>	EPFR04 [R/W] B,H,W 00-0	EPFR05 [R/W] B,H,W 0000	EPFR06 [R/W] B,H,W 000-	EPFR07 [R/W] B,H,W 00000	
000E68 <sub>н</sub>	EPFR08 [R/W] B,H,W 00000	EPFR09 [R/W] B,H,W 00-	EPFR10 [R/W] B,H,W 0000	EPFR11 [R/W] B,H,W 0000	
000Е6Сн	EPFR12 [R/W] B,H,W 0000	EPFR13 [R/W] B,H,W 00	EPFR14 [R/W] B,H,W 00	EPFR15 [R/W] B,H,W 000	
000E70 <sub>H</sub>	_		_	_	
000E74 <sub>H</sub>	_		_	_	
000E78 <sub>H</sub>	_	_	EPFR26 [R/W] B,H,W 00000000	EPFR27 [R/W] B,H,W 0	
000Е7С <sub>н</sub>	EPFR28 [R/W] B,H,W 000-0-	EPFR29 [R/W] B,H,W 00000000	_	_	
000E80 <sub>H</sub>		EPFR33 [R/W] B,H,W 00-	EPFR34 [R/W] B,H,W 00-	EPFR35 [R/W] B,H,W 00000	Extended Port Function Register
000Е84н	EPFR36 [R/W] B,H,W 0-0-	_	_	_	
000E88 <sub>н</sub>		Ι	EPFR42 [R/W] B,H,W 00	EPFR43 [R/W] B,H,W 00000-	
000E8С <sub>н</sub>	EPFR44 [R/W] B,H,W -000-	EPFR45 [R/W] B,H,W -0000000	_		
000Е90н	EPFR48 [R/W] B,H,W 0-0	EPFR49 [R/W] B,H,W 000	EPFR50 [R/W] B,H,W 00	EPFR51 [R/W] B,H,W 00000	
000E94 <sub>H</sub>					
000E98 <sub>H</sub>	EPFR56 [R/W] B,H,W 0	EPFR57 [R/W] B,H,W 0-0	EPFR58 [R/W] B,H,W 00-0	EPFR59 [R/W] B,H,W 00-0	
000Е9Сн	EPFR60 [R/W] B,H,W 00	EPFR61 [R/W] B,H,W 00-	EPFR62 [R/W] B,H,W 00-	EPFR63 [R/W] B,H,W 0-0	
000EA0 <sub>H</sub> to 000EB0 <sub>H</sub>	_			_	Reserved

Document Number: 002-04669 Rev. \*D Page **78** of **254** 



Address		Block						
Address	+0	+1	+2	+3	BIOCK			
000EB4		CPCLR9	[R/W] W					
000EB4 <sub>н</sub>		11111111 11111111	11111111 11111111		Free-run Timer 9			
000500		32-bit FRT						
000EB8 <sub>н</sub>		00000000 00000000 00000000 00000000						
	TCCSH9 [R/W]	TCCSL9 [R/W]			Free-run Timer 9			
000EBC <sub>H</sub>	B,H,W	B,H,W	_	_	32-bit FRT			
	000	-1-00000			32-bit FK1			
	PPER00 [R/W]	PPER01 [R/W]	PPER02 [R/W]	PPER03 [R/W]				
$000 E C 0_{\text{H}} \\$	B,H,W	B,H,W	B,H,W	B,H,W				
	00000000	00000000	00000000	00000000				
	PPER04 [R/W]	PPER05 [R/W]	PPER06 [R/W]	PPER07 [R/W]				
000EC4 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W				
	00000000	00000000	00000000	00000000	Port Pull-up/down			
i	PPER08 [R/W]	PPER09 [R/W]	PPER10 [R/W]	PPER11 [R/W]	Enable Register			
000EC8 <sub>H</sub>		B,H,W	B,H,W	B,H,W	-			
<u> </u>	0000000	00000000	0000000	00000000				
	PPER12 [R/W]	PPER13 [R/W]	PPER14 [R/W]	PPER15 [R/W]				
000ECC <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W				
	00000000	-00000		000000				
	PPER20 [R/W]	PPER21 [R/W]	PPER22 [R/W]	PPER23 [R/W]				
000ED0 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W				
	0000000	00000000	000000	00000000				
	PPER24 [R/W]	PPER25 [R/W]	PPER26 [R/W]	PPER27 [R/W]				
000ED4 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W				
	000000	-0000000	000000	000-0000	Port Pull-up/down			
	PPER16 [R/W]	PPER17 [R/W]	PPER18 [R/W]	PPER19 [R/W]	Enable Register			
000ED8 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	_			
	0000000	00000000	00000000	00000000				
	PPER28 [R/W]	PPER29 [R/W]						
000EDC <sub>H</sub>	B,H,W	B,H,W	_	_				
	00000000	00000000						
000550	PILR00[R/W] B,H,W	PILR01[R/W] B,H,W						
000EE0 <sub>H</sub>	11-11-	11111111	_	_				
000554		PILR05[R/W] B,H,W						
000EE4 <sub>H</sub>	_	1	_	_	Port Input			
000550				PILR11[R/W] B,H,W	Level Register			
000EE8 <sub>H</sub>	_	_	_	1	•			
000550	PILR12[R/W] B,H,W			PILR15[R/W] B,H,W				
000EEC <sub>H</sub>	1	_	_	1				
000000		CPCLR10	) [R/W] W					
000EF0 <sub>H</sub>			11111111 11111111					
			[R/W] W		Free-run Timer 10			
000EF4 <sub>H</sub>		00000000 00000000 000000000 00000000 000000						
	TCCSH10 [R/W]	TCCSL10 [R/W]			32-bit FRT			
000EF8 <sub>H</sub>	B,H,W	B,H,W	_	_				
	000	-1-00000						
000EFC <sub>H</sub>								
to	_	_	_	_	Reserved			
000F0C <sub>H</sub>								

Document Number: 002-04669 Rev. \*D Page **79** of **254** 



		Address offset val	ue / Register name		
Address	+0	+1	+2	+3	Block
000F10 <sub>H</sub>	RCRH2 [R/W] H,W XXXXXXXX	RCRL2 [R/W] B,H,W XXXXXXXX	UDCRH2 [R/W] H,W 00000000	UDCRL2 [R/W] B,H,W 00000000	UpDown Counter 2
000F14 <sub>H</sub>		R/W] B,H ) -0001000	_	CSR2 [R/W] B 00000000	•
000F18 <sub>H</sub>	xxxxxxx	RCRL3 [R/W] B,H,W XXXXXXXX	UDCRH3 [R/W] H,W 00000000	UDCRL3 [R/W] B,H,W 00000000	UpDown Counter 3
000F1C <sub>H</sub>		R/W] B,H 2-0001000	_	CSR3 [R/W] B 00000000	
000F20 <sub>H</sub> to 000F30 <sub>H</sub>	_	_	_	_	Reserved
000F34 <sub>H</sub> , 000F38 <sub>H</sub>	_	_	_	_	Reserved
000F3C <sub>н</sub>	_	_	_	OCLS1213 [R/W] B,H,W 0000	OCU12,13 Output level control register
000F40 <sub>H</sub>	PORTEN [R/W] B,H,W 0	Ι	_	l	Port Enable Register
000F44 <sub>H</sub>		R [R/W] H 00000000	_		KeyCodeRegister
000F48 <sub>H</sub> to 000F64 <sub>H</sub>	Ι	П	_		Reserved
000F68 <sub>H</sub>	xx		[R] H,W XXXXXXXX XXXXX	(XX	Input Capture 6,7
000F6С <sub>н</sub>		MSCY7	[R] H,W XXXXXXXX XXXXX		Cycle measurement data register 67
000F70 <sub>H</sub>	RCRH0 [W] H,W XXXXXXXX	RCRL0 [W] B,H,W XXXXXXXX	UDCRH0 [R] H,W 00000000	UDCRL0 [R] B,H,W 00000000	<u> </u>
000F74 <sub>H</sub>	-	R/W] B,H ) -0001000	_	CSR0 [R/W] B 00000000	UpDown Counter 0
000F78 <sub>H</sub> , 000F7С <sub>Н</sub>		-	_		Reserved
000F80 <sub>H</sub>	RCRH1 [W] H,W XXXXXXXX	RCRL1 [W] B,H,W XXXXXXXX	UDCRH1 [R] H,W 00000000	UDCRL1 [R] B,H,W 00000000	Un Daving Country 4
000F84 <sub>H</sub>	_	R/W] B,H -0001000	_	CSR1 [R/W] B 00000000	UpDown Counter 1
000F88 <sub>H</sub>	_	_	MSCH45 [R] B,H,W 00000000	MSCL45 [R/W] B,H,W 00	Input Capture 4,5 32-bit ICU Cycle and pulse width measurement control 45
000F8C <sub>H</sub>	_	_	MSCH67 [R] B,H,W 00000000	MSCL67 [R/W] B,H,W 00	Input Capture 6,7 32-bit ICU Cycle and pulse width measurement control 67
000F90 <sub>Н</sub>			0 [R/W] W 00000000 00000000		Output Compare 10,11 32-bit OCU



+1	ue / Register name +2	+3	Block			
	'	∓ು	Biock			
OCCP11	[R/W] W					
0000000 00000000	00000000 00000000		Output Compare 10 11			
	OCSH1011 [R/W]	OCSL1011 [R/W]	Output Compare 10,11 32-bit OCU			
_	B,H,W	B,H,W	32-bit OCO			
	000	000000	<u> </u>			
		OCLS1011 [R/W]	OCU10,11			
_	_	B,H,W	Output level control register			
		0000	Output level control register			
11111111 11111111	11111111 11111111					
			Free-run Timer 5			
0000000 00000000	00000000 00000000		32-bit FRT			
CCSL5 IRWIB H W			02 BICT TCT			
	_	_				
	• •					
			Free-run Timer 6			
0000000 00000000	00000000 00000000		32-bit FRT			
CSL6 [R/W]B.H.W						
-1-00000	_	_				
<del>-</del>						
			Free-run Timer 7			
0000000 00000000	00000000 00000000		32-bit FRT			
CCSL7 [R/W]B,H,W						
-1-00000	_	_				
000100	ID AA/I VA/					
	-					
	• •		Free-run Timer 8			
	00000000 00000000		32-bit FRT			
CCSL8 [R/W]B,H,W						
-1-00000	_	_				
IP∩P⊿	IRI W					
	• •	(XX				
		000	Input			
		(XX	Capture 4,5			
			32-bit ICU			
		ICS45 [R/W] B,H,W	32 Dit 100			
		00000000				
اد						
			Input			
		(XX	Capture 6,7			
			32-bit ICU			
_	_	00000000				
	1111111 1111111 TCDT5 0000000 00000000 CCSL5 [R/W]B,H,W -1-00000 CCSL6 [R/W]B,H,W -1-00000 CCSL6 [R/W]B,H,W -1-00000 CCSL6 [R/W]B,H,W -1-00000 CCSL7 [R/W]B,H,W -1-00000 CCSL7 [R/W]B,H,W -1-00000 CCSL8 [R/W]B,H,W -1-000000	CPCLR5 [RW] W 11111111 1111111 11111111 11111111	- B,H,W 0000-00			



Address		Address offset val	lue / Register name		Block
Address	+0	+1	+2	+3	BIOCK
000FE8 <sub>H</sub>	XX	1			
000FEC <sub>н</sub>	XX		P [R] W XXXXXXXX XXXXX	ΚΧΧ	Input Capture 8,9 32-bit ICU
000FF0 <sub>H</sub>	_	_	_	ICS89 [R/W] B,H,W 00000000	32-bit ICO
000FF4 <sub>H</sub>	XX		[R] H,W XXXXXXXX XXXXX	ΚXX	
000FF8 <sub>н</sub>	XX		[R] H,W XXXXXXXX XXXXX	ХХХ	Input Capture 8,9
000FFC <sub>H</sub>	_	_	MSCH89 [R] B,H,W 00000000	MSCL89 [R/W] B,H,W 00	32-bit ICU
001000 <sub>H</sub>	SACR [R/W] B,H,W0	PICD [R/W] B,H,W 0011	_	_	Clock Control
001004 <sub>H</sub> to 00112C <sub>H</sub>	Ι	_	_	_	Reserved
001130 <sub>н</sub>		_	_	CRCCR [R/W] B,H,W -0000000	
001134 <sub>н</sub>		CDC coloulation unit			
001138н		CRC calculation unit			
00113C <sub>H</sub>					

Document Number: 002-04669 Rev. \*D Page **82** of **254** 



Address		Address offset va	lue / Register name		Block
Address	+0	+1	+2	+3	БІОСК
	SCR16/(IBCR16)	SMR16	SSR16	ESCR16/(IBSR16)	
001140 <sub>H</sub>	[R/W] B,H,W	[R/W] B,H,W	[R/W] B,H,W	[R/W] B,H,W	
	000000	000-00-0	0-000011	00000000	
001144 <sub>H</sub>	— /(RDR116/(TDF	R116))[R/W] B,H,W	RDR016/(TDR0	16)[R/W] B,H,W	
001148 <sub>H</sub>	-	R/W] B,H,W	STMR16	[R] B,H,W 00000000	
		00000000			
00114Сн	-	R/W] B,H,W		UR16)[R/W] B,H,W	Multi-UART16
	00000000	00000000		 T	*1: Byte access is possible only
001150 <sub>Н</sub>	— /(SCSTR316)/ (LAMSR16) [R/W] B,H,W	— /(SCSTR216)/ (LAMCR16) [R/W] B,H,W *3		/(SCSTR016)/(SFLR 016) [R/W] B,H,W	for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
001154 <sub>Н</sub>	_	— /(SCSFR216) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR116) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR016) [R/W] B,H,W * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately
001158н	—/(TBYTE316)/ (LAMESR16) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE216)/ (LAMERT16) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE116)/ (LAMIER16) [R/W] B,H,W * <sup>3</sup>	TBYTE016/(LAMRID 16)/(LAMTID16) [R/W] B,H,W 00000000	after reset.  *4: Reserved because LIN2.1 mode is not set immediately
00115Сн	-	R/W] H,W 00000000	— /(ISMK16) [R/W] B,H,W * <sup>2</sup>	— /(ISBA16) [R/W] B,H,W * <sup>2</sup>	after reset.
001160 <sub>н</sub>	FCR116 [R/W] B,H,W 00100	FCR016 [R/W] B,H,W -0000000	-	R/W] B,H,W 00000000	
001164н	-	R/W] B,H,W 00000000	_	_	

Document Number: 002-04669 Rev. \*D Page **83** of **254** 



A d due e e		Address offset va	lue / Register name		Diagle
Address	+0 +1		+2	+3	Block
001168 <sub>н</sub>	SCR17/(IBCR17) [R/W] B,H,W 000000	SMR17 [R/W] B,H,W 000-00-0	SSR17 [R/W] B,H,W 0-000011	ESCR17/(IBSR17) [R/W] B,H,W 00000000	
00116Сн	— /(RDR117/(TDF	R117))[R/W] B,H,W		17)[R/W] B,H,W	
001170 <sub>H</sub>	-	R/W] B,H,W 00000000	STMR17	[R] B,H,W 00000000	
001174 <sub>н</sub>	STMCR17[	R/W] B,H,W 00000000		UR17)[R/W] B,H,W	Multi-UART17 *1: Byte access is possible only
001178н	— /(SCSTR317)/ (LAMSR17) [R/W] B,H,W **3	— /(SCSTR217)/ (LAMCR17) [R/W] B,H,W *3	— /(SCSTR117)/(SFLR1 17) [R/W] B,H,W **3	 /(SCSTR017)/(SFLR 017) [R/W] B,H,W **3	for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
00117С <sub>н</sub>	_	— /(SCSFR217) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR117) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR017) [R/W] B,H,W * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately
001180 <sub>H</sub>	—/(TBYTE317)/ (LAMESR17) [R/W] B,H,W *	—/(TBYTE217)/ (LAMERT17) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE117)/ (LAMIER17) [R/W] B,H,W * <sup>3</sup>	TBYTE017/(LAMRID 17)/(LAMTID17) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately
001184н		R/W] H,W 00000000	— /(ISMK17) [R/W] B,H,W * <sup>2</sup>	— /(ISBA17) [R/W] B,H,W * <sup>2</sup>	after reset.
001188 <sub>H</sub>	FCR117 [R/W] B,H,W 00100	FCR017 [R/W] B,H,W -0000000	-	R/W] B,H,W 00000000	
00118С <sub>н</sub>		R/W] B,H,W 00000000	_	_	
001190 <sub>н</sub>	SCR18/(IBCR18) [R/W] B,H,W 000000	SMR18 [R/W] B,H,W 000-00-0	SSR18 [R/W] B,H,W 0-000011	ESCR18/(IBSR18) [R/W] B,H,W 00000000	
001194н	— /(RDR118/(TDF	R118))[R/W] B,H,W * <sup>3</sup>		18)[R/W] B,H,W 0000000* <sup>1</sup>	Multi-UART18 *1: Byte access is possible only
001198 <sub>H</sub>		R/W] B,H,W 00000000		[R] B,H,W 00000000	for access to lower 8 bits.
00119С <sub>н</sub>	=	R/W] B,H,W 00000000	— /(SCSCR18/SF		*2: Reserved because I <sup>2</sup> C mode is not set immediately
0011A0 <sub>Н</sub>	— /(SCSTR318)/ (LAMSR18) [R/W] B,H,W *	— /(SCSTR218)/ (LAMCR18) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR118)/(SFLR1 18) [R/W] B,H,W * <sup>3</sup>	/(SCSTR018)/(SFLR 018)	after reset.  *3: Reserved because CSIO mode is not set immediately after reset.
0011A4 <sub>H</sub>	_	— /(SCSFR218) [R/W] B,H,W *	— /(SCSFR118) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR018) [R/W] B,H,W * <sup>3</sup>	*4: Reserved because LIN2.1 mode is not set immediately
0011A8 <sub>H</sub>	—/(TBYTE318)/ (LAMESR18) [R/W] B,H,W	—/(TBYTE218)/ (LAMERT18) [R/W] B,H,W	—/(TBYTE118)/ (LAMIER18) [R/W] B,H,W * <sup>3</sup>	TBYTE018/(LAMRID 18)/(LAMTID18) [R/W] B,H,W 00000000	after reset.



		Address offset va	lue / Register name		
Address	+0	+1	+2	+3	Block
0011AC <sub>н</sub>	BGR18[F 00000000	-	— /(ISMK18) [R/W] B,H,W	— /(ISBA18) [R/W] B,H,W	
0011B0 <sub>H</sub>	FCR118 [R/W] B,H,W 00100	FCR018 [R/W] B,H,W -0000000	_	R/W] B,H,W 00000000	Multi-UART18
0011B4 <sub>H</sub>	FTICR18[F 00000000	R/W] B,H,W	_	_	
0011В8 <sub>Н</sub>	SCR19/(IBCR19) [R/W] B,H,W 000000	SMR19 [R/W] B,H,W 000-00-0	SSR19 [R/W] B,H,W 0-000011	ESCR19/(IBSR19) [R/W] B,H,W 00000000	
0011ВС <sub>н</sub>		R119))[R/W] B,H,W * <sup>3</sup>		019)[R/W] B,H,W 0000000* <sup>1</sup>	
0011С0 <sub>н</sub>	SACSR19[i 0000 (	0000000	00000000	[R] B,H,W 00000000	
0011С4 <sub>н</sub>	STMCR19[I 00000000	•	— /(SCSCR19/SF	UR19)[R/W] B,H,W * <sup>3</sup> * <sup>4</sup>	Multi-UART19 *1: Byte access is possible only
0011C8 <sub>H</sub>	— /(SCSTR319)/ (LAMSR19) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR219)/ (LAMCR19) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR119)/(SFLR1 19) [R/W] B,H,W * <sup>3</sup>		for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
0011СС <sub>н</sub>	_	— /(SCSFR219) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR119) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR019) [R/W] B,H,W * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately
0011D0 <sub>н</sub>	—/(TBYTE319)/ (LAMESR19) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE219)/ (LAMERT19) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE119)/ (LAMIER19) [R/W] B,H,W	TBYTE019/(LAMRID 19)/(LAMTID19) [R/W] B,H,W 00000000	after reset.  *4: Reserved because LIN2.1 mode is not set immediately
0011D4 <sub>H</sub>	BGR19[F	- · · · · · · · · · · · · · · · · · · ·	— /(ISMK19) [R/W] B,H,W * <sup>2</sup>	— /(ISBA19) [R/W] B,H,W * <sup>2</sup>	after reset.
0011D8 <sub>H</sub>	FCR119 [R/W] B,H,W 00100	FCR019 [R/W] B,H,W -0000000	_	R/W] B,H,W 00000000	
0011DC <sub>H</sub>	FTICR19[F 00000000	=	_	_	
0011E0 <sub>H</sub> to 0011FC <sub>H</sub>	_	_	_	_	Reserved
001200 <sub>H</sub>	TCGS [R/W] B,H,W	_	_	TCGSE [R/W] B,H,W	16-bit Free-run timer synchronous activation
001204 <sub>H</sub>	CPCLRB0/CP 11111111		TCDT0 [R/W] H,W 00000000 00000000		
001208 <sub>H</sub>		=	WW] B,H,W		16-bit Free-run timer 0
00120С <sub>Н</sub>	CPCLRB1/CP 11111111			R/W] H,W 00000000	16 hit From the second
001210 <sub>H</sub>		-	R/W] B,H,W 0000000		16-bit Free-run timer 1



Address	+0	+1	lue / Register name +2	+3	Block
001214 <sub>H</sub>		CLR2 [W] H,W 11111111		R/W] H,W 00000000	16-bit Free-run timer 2
001218н			R/W] B,H,W 0000000		10-bit Flee-lull tillel 2
00121C <sub>H</sub> to 001230 <sub>H</sub>	_	_	_	_	Reserved
001230 <sub>Н</sub>		-	I W] B,H,W 00000000		
001238 <sub>Н</sub>	-	_	FRS1 [R	/W] B,H,W )0000	
00123Сн			/W] B,H,W )00000000		16-bit Free-run timer selection
001240 <sub>H</sub>		00000000	/W] B,H,W )00000000		
001244 <sub>H</sub>		•	W] B,H,W )00000000		
001248 <sub>H</sub>	_	_	_	_	Reserved
00124С <sub>Н</sub>		CP0 [R/W] H,W 00000000		CP1 [R/W] H,W 000000000	
001250 <sub>Н</sub>	-	2/W] B,H,W 00001100	_	OCMOD01 [R/W] B,H,W 00	16-bit Output compare 0/1
001254н		CP2 [R/W] H,W 00000000		CP3 [R/W] H,W 00000000	
001258 <sub>Н</sub>	_	2/W] B,H,W 00001100	_	OCMOD23 [R/W] B,H,W 00	16-bit Output compare 2/3
00125С <sub>н</sub>		CP4 [R/W] H,W 00000000		CP5 [R/W] H,W 00000000	
001260н	_	2/W] B,H,W 00001100	_	OCMOD45 [R/W] B,H,W 00	16-bit Output compare 4/5
001264 <sub>H</sub> to 001278 <sub>H</sub>	_	_	_	_	Reserved
00127C <sub>H</sub>		[R] H,W 00000000		[R] H,W 00000000	16-bit Input
001280н	ICS01 [R/W] B,H,W		_	LSYNS [R/W] B,H,W0000	capture 0/1
001284 <sub>н</sub>	IPCP2 [R] H,W 00000000 00000000			[R] H,W 00000000	16-bit Input
001288 <sub>H</sub>		/W] B,H,W 00000000	_	_	capture 2/3
00128С <sub>Н</sub> to 001298 <sub>Н</sub>	_	_	_	_	Reserved
00129C <sub>H</sub>		_	_	_	Reserved

Document Number: 002-04669 Rev. \*D Page **86** of **254** 



		Address offset val	ue / Register name		
Address	+0	+1	+2	+3	Block
0012A0 <sub>H</sub>	-	R/W] H,W 00000001	_	R/W] H,W 00000001	
0012A4 <sub>H</sub>	-	R/W] H,W 00000001	_	_	
0012A8 <sub>H</sub>	DTSCR0 [R/W] B,H,W 00000000	DTSCR1 [R/W] B,H,W 00000000	DTSCR2 [R/W] B,H,W 00000000	_	Wassefama assessed
0012AС <sub>н</sub>	_	DTIR0 [R/W] B,H,W 000000	_	DTMNS0 [R/W] B,H,W 00000	Waveform generator 0/1/2
0012В0н	_	SIGCR10 [R/W] B,H,W 00000000	_	SIGCR20 [R/W] B,H,W 000000-1	
0012B4 <sub>H</sub>		PICS0 [R/ 000000	W] B,H,W 		
0012B8 <sub>H</sub> to 0012CC <sub>H</sub>	_		_	_	Reserved
0012D0 <sub>н</sub>		•	W] B,H,W		
0012D4 <sub>H</sub>		FRS6 [R/	W] B,H,W 00000000		-
0012D8 <sub>H</sub>		16-bit Free-run timer selection A/D activation compare			
0012DC <sub>н</sub>		-	/W] B,H,W 00000000		
0012E0 <sub>H</sub>		-	/W] B,H,W 00000000		
0012E4 <sub>H</sub> to 0012FC <sub>H</sub>	_	_	_	_	Reserved
001300н		<u> </u>	<u> </u>		Reserved
001304 <sub>н</sub>	ADTSS0[R/W] B,H,W 0	_	_	_	
001308 <sub>H</sub>		<del>-</del>	R/W] B,H,W 00000000 00000000		
00130С <sub>н</sub>		OMPB0[R/W] H,W 00000000	ADCOMP1/ADC	OMPB1[R/W] H,W 00000000	
001310 <sub>Н</sub>	ADCOMP2/ADCOMPB2[R/W] H,W				12-bit A/D converter
001314 <sub>H</sub>	ADCOMP4/ADC	OMPB4[R/W] H,W	ADCOMP5/ADC	OMPB5[R/W] H,W	- 1/2 unit
001318 <sub>H</sub>	ADCOMP6/ADC	OMPB6[R/W] H,W	ADCOMP7/ADC	OMPB7[R/W] H,W	1
00131Сн	ADCOMP8/ADC	OMPB8[R/W] H,W	ADCOMP9/ADC	OMPB9[R/W] H,W	1
001320 <sub>Н</sub>	ADCOMP10/ADC	OMPB10[R/W] H,W	ADCOMP11/ADC	OMPB11[R/W] H,W 00000000	



I					
Address	+0	+1	lue / Register name +2	+3	Block
001324 <sub>H</sub>	ADCOMP12/ADC	OMPB12[R/W] H,W	ADCOMP13/ADC	OMPB13[R/W] H,W	
001324H		00000000		00000000	
001328 <sub>Н</sub>		OMPB14[R/W] H,W		OMPB15[R/W] H,W	
001020n		00000000		00000000	
00132C <sub>н</sub>		OMPB16[R/W] H,W		OMPB17[R/W] H,W	
001020 <sub>H</sub>		00000000		00000000	
001330 <sub>н</sub>		OMPB18[R/W] H,W		OMPB19[R/W] H,W	
00.000		00000000		00000000	
001334н		OMPB20[R/W] H,W		OMPB21[R/W] H,W	
		00000000		00000000	
001338 <sub>H</sub>		OMPB22[R/W] H,W		OMPB23[R/W] H,W	
		00000000		00000000	
00133С <sub>Н</sub>		OMPB24[R/W] H,W		OMPB25[R/W] H,W	
		00000000		00000000	
001340 <sub>н</sub>		DMPB26[R/W] H,W		OMPB27[R/W] H,W	
		00000000		00000000	
001344 <sub>H</sub>		OMPB28[R/W] H,W		OMPB29[R/W] H,W	
		00000000		00000000	
001348 <sub>н</sub>		OMPB30[R/W] H,W		OMPB31[R/W] H,W	
		00000000		00000000	
00134Сн	•	R/W] B,H,W	-	R/W] B,H,W	
		0 0010		0 0010	
001350 <sub>H</sub>		R/W] B,H,W		R/W] B,H,W	
	0000000 0010				
001354 <sub>н</sub>	ADTCS4[R/W] B,H,W		ADTCS5[R/W] B,H,W		12-bit A/D converter
		0 0010	0000000 0010		1/2 unit
001358н		R/W] B,H,W	ADTCS7[R/W] B,H,W 00000000 0010		
		0 0010			
00135C <sub>н</sub>	-	R/W] B,H,W	-	R/W] B,H,W	
		0 0010		0 0010	
001360 <sub>H</sub>	-	R/W] B,H,W 0 0010	ADTCS11[R/W] B,H,W 00000000 0010		
001364н	=	R/W] B,H,W 0 0010	_	R/W] B,H,W 0 0010	
		R/W] B,H,W		R/W] B,H,W	
001368 <sub>H</sub>	-	0 0010	_	0 0010	
00136C <sub>н</sub>	-	R/W] B,H,W	_	R/W] B,H,W	
		0 0010		0 0010	
001370 <sub>H</sub>	-	R/W] B,H,W 0 0010	_	R/W] B,H,W 0 0010	
		7/W] B,H,W		R/W] B,H,W	
001374н	•	0 0010	_	0 0010	
		7/W] B,H,W		0 00 10 R/W] B,H,W	
001378 <sub>H</sub>	-	0 0010		0 0010	
		R/W] B,H,W		R/W] B,H,W	
00137C <sub>H</sub>	-	0 0010		0 0010	
		R/W] B,H,W		R/W] B,H,W	
001380 <sub>H</sub>	-	0 0010	_	0 0010	
		R/W] B,H,W		R/W] B,H,W	
001384 <sub>H</sub>	=	0 0010	_	0 0010	
	000000	0 00 10 <del></del>	1 0000000	0 00 10	



Address	Address offset v	Block	
71441555	+0 +1	+2 +3	
001388 <sub>H</sub>	ADTCS30[R/W] B,H,W	ADTCS31[R/W] B,H,W	
	0000000 0010	0000000 0010	
00138С <sub>Н</sub>	ADTCD0[R] B,H,W	ADTCD1[R] B,H,W	
	100000 00000000	100000 00000000	
001390 <sub>H</sub>	ADTCD2[R] B,H,W	ADTCD3[R] B,H,W	
00 1000H	100000 00000000	100000 00000000	
001394 <sub>H</sub>	ADTCD4[R] B,H,W	ADTCD5[R] B,H,W	
00 100 TH	100000 00000000	100000 00000000	
001398н	ADTCD6[R] B,H,W	ADTCD7[R] B,H,W	
00 1390H	100000 00000000	100000 00000000	
001200	ADTCD8[R] B,H,W	ADTCD9[R] B,H,W	
00139Сн	100000 00000000	100000 00000000	
001240	ADTCD10[R] B,H,W	ADTCD11[R] B,H,W	
0013A0 <sub>н</sub>	100000 00000000	100000 00000000	
001344	ADTCD12[R] B,H,W	ADTCD13[R] B,H,W	
0013А4н	100000 00000000	100000 00000000	
004040	ADTCD14[R] B,H,W	ADTCD15[R] B,H,W	
0013A8 <sub>н</sub>	10000 0000000	100000 00000000	
	ADTCD16[R] B,H,W	ADTCD17[R] B,H,W	
0013AC <sub>н</sub>	100000 00000000 100000 00000000		
	ADTCD18[R] B,H,W	ADTCD19[R] B,H,W	
0013В0н	100000 00000000 100000 00000000		
	ADTCD20[R] B,H,W		
0013B4 <sub>н</sub>	100000 00000000	100000 00000000	
	ADTCD22[R] B,H,W ADTCD23[R] B,H,W		12-bit A/D converter
0013B8 <sub>н</sub>	100000 00000000	100000 00000000	1/2 unit
	ADTCD24[R] B,H,W	ADTCD25[R] B,H,W	1/2 dilit
0013BC <sub>н</sub>	10000 0000000	100000 00000000	
	ADTCD26[R] B,H,W	ADTCD27[R] B,H,W	
0013C0 <sub>н</sub>	10000 0000000	100000 00000000	
	ADTCD28[R] B,H,W		
0013С4 <sub>н</sub>	100000 00000000	100000 00000000	
	ADTCD30[R] B,H,W	ADTCD31[R] B,H,W	
0013С8 <sub>Н</sub>	10000 0000000	10000 0000000	
	ADTECS0[R/W] B,H,W	ADTECS1[R/W] B,H,W	
0013СС <sub>н</sub>	00000	00000	
	ADTECS2[R/W] B,H,W	ADTECS3[R/W] B,H,W	
0013D0 <sub>н</sub>	00000	000000	
0013D4 <sub>н</sub>	ADTECS4[R/W] B,H,W	ADTECS5[R/W] B,H,W	
	000000	000000	
0013D8 <sub>Н</sub>	ADTECS6[R/W] B,H,W	ADTECS7[R/W] B,H,W	
-	000000	000000	
0013DC <sub>н</sub>	ADTECS8[R/W] B,H,W	ADTECS9[R/W] B,H,W	
	000000	000000	
0013E0 <sub>н</sub>	ADTECS10[R/W] B,H,W	ADTECS11[R/W] B,H,W	
	000000	000000	
0013E4 <sub>н</sub>	ADTECS12[R/W] B,H,W	ADTECS13[R/W] B,H,W	
	000000	0-0000	
0013E8 <sub>H</sub>	ADTECS14[R/W] B,H,W	ADTECS15[R/W] B,H,W	
	000000	000000	



Adduses	Address offset value / Register name				Blook
Address	+0	+1	+2	+3	Block
0013EС <sub>н</sub>	ADTECS16	[R/W] B,H,W	ADTECS17	[R/W] B,H,W	
0013ECH	0 -	00000	0 -	00000	
0013F0 <sub>н</sub>	ADTECS18[R/W] B,H,W			[R/W] B,H,W	
OUTSFUH	0 -	00000	0 -	00000	
0013F4 <sub>н</sub>	ADTECS20	[R/W] B,H,W	ADTECS21	[R/W] B,H,W	
00 131 <del>4</del> H		00000		00000	
0013F8 <sub>H</sub>		[R/W] B,H,W	· ·	[R/W] B,H,W	
00 101 OH	0 -	00000	0 -	00000	
0013FC <sub>н</sub>	· · · · · · · · · · · · · · · · · · ·	[R/W] B,H,W		[R/W] B,H,W	
00101 On		00000	1	00000	
001400 <sub>H</sub>		[R/W] B,H,W		[R/W] B,H,W	
001100п		00000		00000	
001404 <sub>н</sub>		[R/W] B,H,W		[R/W] B,H,W	
00 1 10 1 <sub>H</sub>		00000		00000	
001408 <sub>H</sub>		[R/W] B,H,W		[R/W] B,H,W	
00110011		00000		00000	
00140C <sub>H</sub>	=	R/W] B,H,W	_	R/W] B,H,W	
		0000000		0000000	
001410 <sub>H</sub>	-	R/W] B,H,W	_	R/W] B,H,W	
		0000000		0000000	
001414 <sub>H</sub>	=	R/W] B,H,W	-	R/W] B,H,W	
		00000000		00000000	
001418 <sub>H</sub>	=	R/W] B,H,W	-	R/W] B,H,W	
		0000000		0000000	40 1 7 4 / 5
	ADRCCS0[R/W]	ADRCCS1[R/W]	ADRCCS2[R/W]	ADRCCS3[R/W]	12-bit A/D converter
00141С <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	1/2 unit
	00000000	00000000	00000000	00000000	
004400	ADRCCS4[R/W]	ADRCCS5[R/W]	ADRCCS6[R/W]	ADRCCS7[R/W]	
001420 <sub>H</sub>	B,H,W 0000000	B,H,W 0000000	B,H,W 0000000	B,H,W 0000000	
	ADRCCS8[R/W]	ADRCCS9[R/W]	ADRCCS10[R/W]	ADRCCS11[R/W]	
001424 <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
00 1424H	0000000	00000000	00000000	00000000	
	ADRCCS12[R/W]	ADRCCS13[R/W]	ADRCCS14[R/W]	ADRCCS15[R/W]	
001428 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
00 1 120 <sub>H</sub>	0000000	0000000	00000000	00000000	
	ADRCCS16[R/W]	ADRCCS17[R/W]	ADRCCS18[R/W]	ADRCCS19[R/W]	
00142C <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	0000000	00000000	0000000	0000000	
	ADRCCS20[R/W]	ADRCCS21[R/W]	ADRCCS22[R/W]	ADRCCS23[R/W]	
001430н	B,H,W	B,H,W	B,H,W	B,H,W	
	00000000	0000000	0000000	0000000	
	ADRCCS24[R/W]	ADRCCS25[R/W]	ADRCCS26[R/W]	ADRCCS27[R/W]	
001434 <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00000000	00000000	00000000	00000000	
	ADRCCS28[R/W]	ADRCCS29[R/W]	ADRCCS30[R/W]	ADRCCS31[R/W]	
001438 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00000000	00000000	00000000	00000000	
00143Сн		ADRCOT	0[R] B,H,W		
00 143CH		00000000 00000000	00000000 00000000		



<b>A.1.1</b>		Address offset val	ue / Register name		<b>D</b> LI
Address	+0	+1	+2	+3	Block
001110		ADRCIF0[F	R,W] B,H,W		
001440 <sub>н</sub>		00000000 00000000	00000000 00000000		
	ADSCANS0[R/W]				
001444н	B,H,W	_	_	_	
	000				
	ADNCS0[R/W]	ADNCS1[R/W]	ADNCS2[R/W]	ADNCS3[R/W]	
001448 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	0-000-00	0-000-00	0-000-00	0-000-00	
	ADNCS4[R/W]	ADNCS5[R/W]	ADNCS6[R/W]	ADNCS7[R/W]	
00144С <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	0-000-00	0-000-00	0-000-00	0-000-00	
	ADNCS8[R/W]	ADNCS9[R/W]	ADNCS10[R/W]	ADNCS11[R/W]	
001450 <sub>Н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	0-000-00	0-000-00	0-000-00	0-000-00	
	ADNCS12[R/W]	ADNCS13[R/W]	ADNCS14[R/W]	ADNCS15[R/W]	12-bit A/D converter
001454 <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	1/2 unit
00 1 10 1 <sub>H</sub>	0-000-00	0-000-00	0-000-00	0-000-00	172 01111
	0 000 00		)[R] B,H,W	0 000 00	
001458 <sub>H</sub>			00000000 00000000	1	
			D[R] B,H,W	<u>'</u>	
00145Сн					
	1111111 11111111				
001460 <sub>н</sub>	ADCS0[R] B,H,W		ADCH0[R] B,H,W	ADMD0[R/W] B,H,W	
	0		00000	00000	
004464	ADSTPCS0[R/W]	ADSTPCS1[R/W]	ADSTPCS2[R/W]	ADSTPCS3[R/W]	
001464 <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00000000	00000000	00000000	00000000	
004400	ADSTPCS4[R/W]	ADSTPCS5[R/W]	ADSTPCS6[R/W]	ADSTPCS7[R/W]	
001468н	B,H,W	B,H,W	B,H,W	B,H,W	
004400	00000000	00000000	00000000	00000000	
00146C <sub>H</sub>		<del>-</del>	<del>-</del> 1	1	
	ADTSS1[R/W]				
001470н	B,H,W	_	_	_	
	0				
001474 <sub>H</sub>		<del>-</del>	R/W] B,H,W		
			00000000 00000000		
001478 <sub>H</sub>		DMPB32[R/W] H,W		OMPB33[R/W] H,W	
001170 <sub>H</sub>		00000000		00000000	
00147С <sub>н</sub>		OMPB34[R/W] H,W		OMPB35[R/W] H,W	
00147 OH	00000000	00000000	00000000	00000000	12-bit A/D converter
001480 <sub>H</sub>	ADCOMP36/ADCO	OMPB36[R/W] H,W	ADCOMP37/ADC	OMPB37[R/W] H,W	2/2 unit
00 1 <del>4</del> 00H	00000000	00000000	00000000	00000000	2/2 unit
001494	ADCOMP38/ADCO	OMPB38[R/W] H,W	ADCOMP39/ADC	OMPB39[R/W] H,W	
001484н	0000000	00000000	00000000	00000000	
004400	ADCOMP40/ADCO	OMPB40[R/W] H,W	ADCOMP41/ADC	OMPB41[R/W] H,W	
001488 <sub>н</sub>		00000000		00000000	
004400		OMPB42[R/W] H,W	ADCOMP43/ADC	OMPB43[R/W] H,W	
00148С <sub>н</sub>		00000000		00000000	
		DMPB44[R/W] H,W		OMPB45[R/W] H,W	
001490 <sub>н</sub>		00000000		0 00000000	

Document Number: 002-04669 Rev. \*D Page **91** of **254** 



Address	+0 +1 +2 +3				Block
001494 <sub>н</sub>	ADCOMP46/ADC	OMPB46[R/W] H,W	ADCOMP47/ADC	OMPB47[R/W] H,W	
00 1494 <sub>H</sub>	00000000	00000000	00000000	00000000	
001498н	ADCOMP48/ADC	OMPB48[R/W] H,W	ADCOMP49/ADC	OMPB49[R/W] H,W	
00 1 <del>4</del> 30H	00000000	00000000	00000000	00000000	
00149С <sub>н</sub>	ADCOMP50/ADC	OMPB50[R/W] H,W	ADCOMP51/ADC	OMPB51[R/W] H,W	
00143CH	00000000	00000000	00000000	00000000	
0014A0 <sub>н</sub>	ADCOMP52/ADC	OMPB52[R/W] H,W	ADCOMP53/ADC	OMPB53[R/W] H,W	
UU I 4 AUH	00000000	00000000	00000000	00000000	
0014A4 <sub>н</sub>	ADCOMP54/ADC	OMPB54[R/W] H,W	ADCOMP55/ADC	OMPB55[R/W] H,W	
OU I TATH	00000000	00000000	00000000	00000000	
0014A8 <sub>н</sub>	ADCOMP56/ADC	OMPB56[R/W] H,W	ADCOMP57/ADC	OMPB57[R/W] H,W	
OU I TAOH	00000000	00000000	00000000	00000000	
0014AС <sub>н</sub>	ADCOMP58/ADC	OMPB58[R/W] H,W		OMPB59[R/W] H,W	
001 <del>1</del> /10H	00000000	00000000	00000000	00000000	
0014В0н	ADCOMP60/ADC	OMPB60[R/W] H,W	ADCOMP61/ADC	OMPB61[R/W] H,W	
00 14B0H	00000000	00000000	00000000	00000000	
0014B4 <sub>н</sub>	ADCOMP62/ADC	OMPB62[R/W] H,W	ADCOMP63/ADC	OMPB63[R/W] H,W	
00 14D4H	00000000	00000000	00000000	00000000	
0014B8 <sub>н</sub>	ADTCS32[I	R/W] B,H,W	ADTCS33[	R/W] B,H,W	
00 14BOH	0000000	0 0010	0000000	0 0010	
0014BC <sub>н</sub>	ADTCS34[I	R/W] B,H,W	ADTCS35[	R/W] B,H,W	
00146CH	0000000	0 0010	0000000	0 0010	
001400	ADTCS36[R/W] B,H,W ADTCS37[R/W] B,H,W				
0014C0 <sub>н</sub>	0000000 0010		0000000 0010		
0014C4 <sub>H</sub>	ADTCS38[R/W] B,H,W		ADTCS39[R/W] B,H,W		12-bit A/D converter
001404H	0000000	0 0010	0000000 0010		2/2 unit
0014С8 <sub>н</sub>	ADTCS40[I	R/W] B,H,W	ADTCS41[R/W] B,H,W		
0014C0H	0000000	0 0010	0000000 0010		
0014СС <sub>н</sub>	ADTCS42[I	R/W] B,H,W	ADTCS43[R/W] B,H,W		
001400H	0000000	0 0010	0000000 0010		
0014D0 <sub>н</sub>	ADTCS44[I	R/W] B,H,W	ADTCS45[R/W] B,H,W		
OO 14DOH	0000000	0 0010	0000000 0010		
0014D4 <sub>н</sub>	ADTCS46[I	R/W] B,H,W	ADTCS47[R/W] B,H,W		
0014D4H	0000000	0 0010	0000000 0010		
0014D8 <sub>H</sub>	ADTCS48[I	R/W] B,H,W	ADTCS49[	R/W] B,H,W	
0014D0H	0000000	0 0010	0000000	0 0010	
0014DC <sub>H</sub>	ADTCS50[I	R/W] B,H,W	ADTCS51[	R/W] B,H,W	
0014DCH	0000000	0 0010	0000000	0 0010	
0014E0 <sub>н</sub>	ADTCS52[I	R/W] B,H,W	ADTCS53[	R/W] B,H,W	
0014E0H	0000000	0 0010	0000000	0 0010	
0014Е4 <sub>Н</sub>	ADTCS54[I	R/W] B,H,W	ADTCS55[	R/W] B,H,W	
UU 14⊏4H	0000000	0 0010	0000000	0 0010	
0014E8 <sub>н</sub>	ADTCS56[I	R/W] B,H,W	ADTCS57[	R/W] B,H,W	
OO 14COH	0000000	0 0010	0000000	0 0010	
0014EС <sub>н</sub>	ADTCS58[I	R/W] B,H,W	ADTCS59[	R/W] B,H,W	
UU 14ECH	0000000	0 0010	0000000	0 0010	
001450	ADTCS60[I	R/W] B,H,W	ADTCS61[	R/W] B,H,W	
0014F0 <sub>н</sub>	0000000	0 0010	0000000	0 0010	
0014F4 <sub>H</sub>	ADTCS62[I	R/W] B,H,W	ADTCS63[	R/W] B,H,W	
00 14F4H	0000000	0 0010	0000000	0 0010	



A -l -l	Address offset value / Register name				Disale	
Address	+0	+1	+2	+3	Block	
0014F8 <sub>H</sub>	ADTCD32[	R] B,H,W	ADTCD33	[R] B,H,W		
00 14F 6H	100000 C	0000000	100000	00000000		
0014FC <sub>H</sub>	ADTCD34[	R] B,H,W	ADTCD35	[R] B,H,W		
0014FCH	100000 C	0000000	100000	00000000		
001500 <sub>H</sub>	ADTCD36[	R] B,H,W	ADTCD37	[R] B,H,W		
00 1300H	100000 C	0000000	100000	00000000		
001504 <sub>H</sub>	ADTCD38[	R] B,H,W	ADTCD39	[R] B,H,W		
00 1504 <sub>H</sub>	100000 C	0000000	100000	00000000		
001508н	ADTCD40[	R] B,H,W	ADTCD41	[R] B,H,W		
00 1306H	100000 C	0000000	100000	00000000	_	
00150C <sub>H</sub>	ADTCD42[	R] B,H,W	ADTCD43	[R] B,H,W		
00130CH	100000 C	0000000	100000	00000000		
001510 <sub>H</sub>	ADTCD44[	R] B,H,W	ADTCD45	[R] B,H,W		
001310H	100000 C	0000000	100000	00000000		
001514 <sub>H</sub>	ADTCD46[	R] B,H,W	ADTCD47	[R] B,H,W		
001314 <sub>H</sub>	100000 C	0000000	100000	00000000		
001518 <sub>H</sub>	ADTCD48[	R] B,H,W	ADTCD49	[R] B,H,W		
001316H	100000 C	0000000	100000	00000000		
00151C <sub>H</sub>	ADTCD50[	R] B,H,W	ADTCD51	[R] B,H,W		
00151CH	100000 C	0000000	100000	00000000		
001530	ADTCD52[	R] B,H,W	ADTCD53	[R] B,H,W		
001520н	100000 00000000		100000 00000000			
001524	ADTCD54[R] B,H,W ADTCD55[R] B,H,W					
001524 <sub>H</sub>	100000 0	0000000	100000 00000000			
001528 <sub>H</sub>	ADTCD56[R] B,H,W		ADTCD56[R] B,H,W ADTCD57[R] B,H,W		12-bit A/D converter	
00 1326H	100000 C	0000000	100000 00000000		2/2 unit	
001530	ADTCD58[	ADTCD58[R] B,H,W ADTCD59[R] B,H,W				
00152С <sub>н</sub>	100000 0	0000000	100000 00000000			
001530 <sub>н</sub>	ADTCD60[	R] B,H,W	ADTCD61[R] B,H,W			
00 1550H	100000 C	0000000	100000 00000000			
001534 <sub>H</sub>	ADTCD62[	R] B,H,W	ADTCD63[R] B,H,W			
001554 <sub>H</sub>	100000 C	0000000	10000 0000000			
001538 <sub>н</sub>	ADTECS32[F	R/W] B,H,W	ADTECS33[R/W] B,H,W			
00 1336H	0	-00000	000000			
001530	ADTECS34[F	R/W] B,H,W	ADTECS35	[R/W] B,H,W		
00153Сн	0	-00000	0 -	00000		
001540 <sub>н</sub>	ADTECS36[F	R/W] B,H,W	ADTECS37	R/W] B,H,W		
001540 <sub>H</sub>	0	-00000	0 -	00000		
001544	ADTECS38[F	R/W] B,H,W	ADTECS39	R/W] B,H,W		
001544 <sub>H</sub>	0	-00000	0 -	00000		
004540	ADTECS40[F	R/W] B,H,W	ADTECS41	[R/W] B,H,W		
001548н	0	-00000	0 -	00000		
004540	ADTECS42[F	R/W] B,H,W	ADTECS43	[R/W] B,H,W		
00154С <sub>н</sub>	0	_	-	00000		
001550	ADTECS44[F	R/W] B,H,W	ADTECS45	[R/W] B,H,W		
001550 <sub>н</sub>	0	_		00000		
004554	ADTECS46[F		ADTECS47			
001554 <sub>Н</sub>	0	-	-	00000		
004550	ADTECS48[F		ADTECS49	[R/W] B,H,W		
001558 <sub>Н</sub>	0	=		00000		



Address		Address offset val	lue / Register name		Block
Address	+0	+1	+2	+3	БЮСК
00155Сн	ADTECS50	[R/W] B,H,W	ADTECS51	[R/W] B,H,W	
001000H	0 -	00000	0 -	00000	
001560 <sub>н</sub>	ADTECS52[R/W] B,H,W			[R/W] B,H,W	
00 1000н		00000		00000	
001564 <sub>H</sub>	ADTECS54	[R/W] B,H,W	ADTECS55	[R/W] B,H,W	
00100 <del>1</del> H		00000		00000	
001568 <sub>H</sub>		[R/W] B,H,W		[R/W] B,H,W	
001000H		00000		00000	
00156С <sub>н</sub>		[R/W] B,H,W		[R/W] B,H,W	
001000 <sub>H</sub>		00000		00000	
001570 <sub>H</sub>	· ·	[R/W] B,H,W		[R/W] B,H,W	
001070 <sub>H</sub>		00000		00000	
001574 <sub>H</sub>	· ·	[R/W] B,H,W	ADTECS63	[R/W] B,H,W	
00107 TH		00000	0 -	00000	
001578н	ADRCUT4[	R/W] B,H,W	_	R/W] B,H,W	
001070 <sub>H</sub>		00000000		00000000	
00157C <sub>H</sub>	-	R/W] B,H,W	-	R/W] B,H,W	
001010 <sub>H</sub>		00000000		00000000	
001580 <sub>н</sub>	-	R/W] B,H,W	_	R/W] B,H,W	
		00000000		00000000	
001584 <sub>H</sub>	_	R/W] B,H,W	-	R/W] B,H,W	
00100111		0000000		0000000	
	ADRCCS32[R/W]	ADRCCS33[R/W]	ADRCCS34[R/W]	ADRCCS35[R/W]	
001588 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00000000	00000000	00000000	00000000	12-bit A/D converter
	ADRCCS36[R/W]	ADRCCS37[R/W]	ADRCCS38[R/W]	ADRCCS39[R/W]	2/2 unit
00158С <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	0000000	00000000	0000000	0000000	
	ADRCCS40[R/W]	ADRCCS41[R/W]	ADRCCS42[R/W]	ADRCCS43[R/W]	
001590 <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00000000	00000000	00000000	00000000	
004504	ADRCCS44[R/W]	ADRCCS45[R/W]	ADRCCS46[R/W]	ADRCCS47[R/W]	
001594 <sub>н</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
	00000000	00000000	00000000	00000000	
004500	ADRCCS48[R/W]	ADRCCS49[R/W]	ADRCCS50[R/W]	ADRCCS51[R/W]	
001598 <sub>н</sub>	B,H,W 0000000	B,H,W	B,H,W	B,H,W 0000000	
		00000000	00000000		
00159С <sub>н</sub>	ADRCCS52[R/W]	ADRCCS53[R/W]	ADRCCS54[R/W]	ADRCCS55[R/W]	
00159CH	B,H,W	B,H,W	B,H,W	B,H,W	
	00000000	00000000	00000000	00000000	
001540	ADRCCS56[R/W]	ADRCCS57[R/W]	ADRCCS58[R/W]	ADRCCS59[R/W]	
0015А0н	B,H,W 0000000	B,H,W 0000000	B,H,W 0000000	B,H,W 0000000	
	ADRCCS60[R/W]	ADRCCS61[R/W]	ADRCCS62[R/W]	ADRCCS63[R/W]	
0015A4 <sub>H</sub>	B,H,W	B,H,W	B,H,W	B,H,W	
00 13A4H	00000000	00000000	00000000	00000000	
	0000000		00000000   [R] B,H,W	1 0000000	
$0015A8_{H}$			1 [R] B, H, W 000000000		
0015АСн		-	R,W] B,H,W 00000000 00000000		
		00000000 000000000000000000000000000000	00000000 000000000		



Page **95** of **254** 

<b>A.1.1</b>		Address offset val	ue / Register name		
Address	+0	+1	+2	+3	Block
0015B0 <sub>н</sub>	ADSCANS1 [R/W] B,H,W 000	_	_	_	
0015В4н	ADNCS16 [R/W] B,H,W 0-000-00	ADNCS17 [R/W] B,H,W 0-000-00	ADNCS18 [R/W] B,H,W 0-000-00	ADNCS19 [R/W] B,H,W 0-000-00	
0015B8 <sub>Н</sub>	ADNCS20 [R/W] B,H,W 0-000-00	ADNCS21 [R/W] B,H,W 0-000-00	ADNCS22 [R/W] B,H,W 0-000-00	ADNCS23 [R/W] B,H,W 0-000-00	
0015ВС <sub>н</sub>	ADNCS24 [R/W] B,H,W 0-000-00	ADNCS25 [R/W] B,H,W 0-000-00	ADNCS26 [R/W] B,H,W 0-000-00	ADNCS27 [R/W] B,H,W 0-000-00	
0015С0н	ADNCS28 [R/W] B,H,W 0-000-00	ADNCS29 [R/W] B,H,W 0-000-00	ADNCS30 [R/W] B,H,W 0-000-00	ADNCS31 [R/W] B,H,W 0-000-00	12-bit A/D converter 2/2 unit
0015С4 <sub>н</sub>			[R] B,H,W 00000000 00000000		
0015С8 <sub>н</sub>		11111111 11111111	[R] B,H,W 11111111 11111111		
0015ССн			ADCH1 [R] B,H,W 00000	ADMD1 [R/W] B,H,W 00000	
0015D0 <sub>н</sub>	ADSTPCS8 [R/W] B,H,W 00000000	ADSTPCS9 [R/W] B,H,W 00000000	ADSTPCS10 [R/W] B,H,W 00000000	ADSTPCS11 [R/W] B,H,W 00000000	
0015D4 <sub>Н</sub>	ADSTPCS12[R/W] B,H,W 00000000	ADSTPCS13[R/W] B,H,W 00000000	ADSTPCS14[R/W] B,H,W 00000000	ADSTPCS15[R/W] B,H,W 00000000	
0015D8 <sub>H</sub> to 00174C <sub>H</sub>	_	_	_	_	Reserved
001750н	SCR0/(IBCR0)[R/W] B,H,W 000000	SMR0[R/W] B,H,W 000-00-0	SSR0[R/W] B,H,W 0-000011	ESCR0/(IBSR0)[R/W ] B,H,W 00000000	
001754н	— /(RDR10/(TDF	R10))[R/W] B,H,W * <sup>3</sup>		00)[R/W] B,H,W 0000000* <sup>1</sup>	Multi-UART0 *1: Byte access is possible only
001758 <sub>H</sub>	=	R/W] B,H,W 00000000	-	R] B,H,W 0 00000000	for access to lower 8 bits.
00175С <sub>н</sub>	STMCR0[F	R/W] B,H,W 00000000		UR0)[R/W] B,H,W	*2: Reserved because I <sup>2</sup> C mode is not set immediately
001760н	— /(SCSTR30)/ (LAMSR0) [R/W] B,H,W	— /(SCSTR20)/ (LAMCR0) [R/W] B,H,W	— /(SCSTR10) /(SFLR10) [R/W] B,H,W	— /(SCSTR00)/ (SFLR00) [R/W] B,H,W	*3: Reserved because CSIO mode is not set immediately
001764 <sub>H</sub>	_	— /(SCSFR20) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR10) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR00) [R/W] B,H,W * <sup>3</sup>	*4: Reserved because LIN2.1
001768 <sub>H</sub>	—/(TBYTE30)/ (LAMESR0) [R/W] B,H,W	—/(TBYTE20) /(LAMERT0) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE10)/ (LAMIER0) [R/W] B,H,W	TBYTE00/(LAMRID0) /(LAMTID0) [R/W] B,H,W 00000000	mode is not set immediately after reset.



		Address offset val	ue / Register name		
Address	+0	+1	+2	+3	Block
00176С <sub>н</sub>	BGR0[R/ 00000000	W] H, W 00000000	— /(ISMK0) [R/W] B,H,W * <sup>2</sup>	— /(ISBA0) [R/W] B,H,W * <sup>2</sup>	Multi-UART0
001770 <sub>Н</sub>	FCR10[R/W] B,H,W 00100	FCR00[R/W] B,H,W -0000000	-	R/W] B,H,W 00000000	*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
001774 <sub>H</sub>	FTICR0[R 00000000	W] B,H,W	_	_	
001778 <sub>Н</sub>	SCR1/(IBCR1) [R/W] B,H,W 000000	SMR1[R/W] B,H,W 000-00-0	SSR1[R/W] B,H,W 0-000011	ESCR1/(IBSR1)[R/W ] B,H,W 00000000	
00177С <sub>н</sub>	— /(RDR11/(TDR	R11))[R/W] B,H,W * <sup>3</sup>		01)[R/W] B,H,W 0000000* <sup>1</sup>	
001780н	SACSR1[R 0000 (	0000000		R] B,H,W 00000000	Multi-UART1
001784 <sub>H</sub>	STMCR1[F 00000000	00000000	— /(SCSCR1/SF	·	*1: Byte access is possible only for access to lower 8 bits.
001788 <sub>н</sub>	— /(SCSTR31)/ (LAMSR1) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR21)/ (LAMCR1) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR11)/ (SFLR11) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR01)/ (SFLR01) [R/W] B,H,W * <sup>3</sup>	*2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
00178Сн	_	— /(SCSFR21)[R/W] B,H,W * <sup>3</sup>	— /(SCSFR11) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR01) [R/W] B,H,W * <sup>3</sup>	*3: Reserved because CSIO
001790н	—/(TBYTE31)/ (LAMESR1) [R/W] B,H,W	—/(TBYTE21)/ (LAMERT1) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE11)/ (LAMIER1) [R/W] B,H,W * <sup>3</sup>	TBYTE01/(LAMRID1) /(LAMTID1) [R/W] B,H,W 00000000	mode is not set immediately after reset.  *4: Reserved because LIN2.1
001794 <sub>H</sub>	BGR1[R 00000000	-	— /(ISMK1)[R/W] B,H,W * <sup>2</sup>	— /(ISBA1)[R/W] B,H,W * <sup>2</sup>	mode is not set immediately after reset.
001798н	FCR11[R/W] B,H,W 00100	FCR01[R/W] B,H,W -0000000	•	R/W] B,H,W 00000000	
00179С <sub>н</sub>	FTICR1[R 00000000	=	_	_	
0017A0 <sub>н</sub>	SCR2/(IBCR2)[R/W] B,H,W 000000	SMR2[R/W] B,H,W 000-00-0	SSR2[R/W] B,H,W 0-000011	ESCR2/(IBSR2)[R/W ] B,H,W 00000000	
0017A4 <sub>H</sub>	— /(RDR12/(TDR			02)[R/W] B,H,W 0000000* <sup>1</sup>	Multi-UART2 *1: Byte access is possible only
0017A8 <sub>H</sub>	SACSR2[R 0000 (	R/W] B,H,W 00000000	STMR2[R] B,H,W 00000000 00000000		for access to lower 8 bits.
0017AC <sub>н</sub>	STMCR2[F 00000000	R/W] B,H,W	— /(SCSCR2/SF	UR2)[R/W] B,H,W	*2: Reserved because I <sup>2</sup> C mode is not set immediately
0017В0 <sub>н</sub>	— /(SCSTR32)/ (LAMSR2) [R/W] B,H,W	— /(SCSTR22)/ (LAMCR2) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR12)/ (SFLR12) [R/W] B,H,W *	— /(SCSTR02)/ (SFLR02) [R/W] B,H,W *3	after reset.

Document Number: 002-04669 Rev. \*D Page **96** of **254** 



		Address offset val	ue / Register name		
Address	+0	+1	+2	+3	Block
0017B4 <sub>H</sub>	_	— /(SCSFR22) [RW] B,H,W * <sup>3</sup>	— /(SCSFR12) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR02) [R/W] B,H,W * <sup>3</sup>	
0017В8н	—/(TBYTE32)/ (LAMESR2) [R/W] B,H,W	—/(TBYTE22)/ (LAMERT2) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE12)/ (LAMIER2) [R/W] B,H,W * <sup>3</sup>	TBYTE02/(LAMRID2) /(LAMTID2) [R/W] B,H,W 00000000	Multi-UART2 *3: Reserved because CSIO mode is not set immediately
0017ВС <sub>н</sub>	BGR2[R 00000000	/W] H, W 00000000	— /(ISMK2)[R/W] B,H,W * <sup>2</sup>	— /(ISBA2)[R/W] B,H,W * <sup>2</sup>	after reset.  *4: Reserved because LIN2.1
0017C0 <sub>н</sub>	FCR12[R/W] B,H,W 00100	FCR02[R/W] B,H,W -0000000	=	R/W] B,H,W 00000000	mode is not set immediately after reset.
0017С4н	FTICR2[R 00000000		_	_	
0017С8 <sub>н</sub>	SCR3/(IBCR3) [R/W] B,H,W 000000	SMR3[R/W] B,H,W 000-00-0	SSR3[R/W] B,H,W 0-000011	ESCR3/(IBSR3)[R/W ] B,H,W 00000000	
0017СС <sub>н</sub>	— /(RDR13/(TDF	R13))[R/W] B,H,W * <sup>3</sup>		03)[R/W] B,H,W 0000000* <sup>1</sup>	
0017D0 <sub>H</sub>	SACSR3[F 0000 (		_	R] B,H,W 00000000	
0017D4 <sub>H</sub>	STMCR3[F 00000000	R/W] B,H,W 00000000	— /(SCSCR3/SF	UR3)[R/W] B,H,W	Multi-UART3 *1: Byte access is possible only
0017D8 <sub>Н</sub>	— /(SCSTR33)/ (LAMSR3) [R/W] B,H,W	— /(SCSTR23)/ (LAMCR3) [R/W] B,H,W	— /(SCSTR13)/ (SFLR13) [R/W] B,H,W	— /(SCSTR03)/ (SFLR03) [R/W] B,H,W	for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately
0017DC <sub>H</sub>	_	— /(SCSFR23) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR13) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR03) [R/W] B,H,W * <sup>3</sup>	after reset.  *3: Reserved because CSIO
0017Е0н	—/(TBYTE33)/ (LAMESR3) [R/W] B,H,W	—/(TBYTE23)/ (LAMERT3) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE13)/ (LAMIER3) [R/W] B,H,W	TBYTE03/(LAMRID3) /(LAMTID3) [R/W] B,H,W 00000000	mode is not set immediately after reset.  *4: Reserved because LIN2.1 mode is not set immediately
0017E4 <sub>H</sub>	BGR3[R 00000000	W] H, W 00000000	— /(ISMK3)[R/W] B,H,W * <sup>2</sup>	— /(ISBA3)[R/W] B,H,W * <sup>2</sup>	after reset.
0017E8 <sub>H</sub>	FCR13[R/W] B,H,W 00100	FCR03[R/W] B,H,W -0000000	=	R/W] B,H,W 00000000	
0017ЕСн	FTICR3[R 00000000	W] B,H,W	_	_	
0017F0 <sub>н</sub>	SCR4/(IBCR4) [R/W] B,H,W 000000		SSR4[R/W] B,H,W 0-000011	ESCR4/(IBSR4)[R/W ] B,H,W 00000000	Multi-UART4 *1: Byte access is possible only for access to lower 8 bits.
0017F4 <sub>H</sub>		R14))[R/W] B,H,W		04)[R/W] B,H,W	*2: Reserved because I <sup>2</sup> C
0017F8 <sub>H</sub>	SACSR4[R 0000 (	- ' '	STMR4[	R] B,H,W 00000000	mode is not set immediately after reset.



A ddrooo		Address offset val	ue / Register name		Plack
Address	+0	+1	+2	+3	Block
0017FC <sub>н</sub>	STMCR4[F 00000000	R/W] B,H,W 00000000	— /(SCSCR4/SF	UR4)[R/W] B,H,W ********************************	
001800н	— /(SCSTR34)/ (LAMSR4) [R/W] B,H,W	— /(SCSTR24)/ (LAMCR4) [R/W] B,H,W	— /(SCSTR14)/ (SFLR14) [R/W] B,H,W	— /(SCSTR04)/ (SFLR04) [R/W] B,H,W	
001804 <sub>H</sub>	_	— /(SCSFR24) [R/W] B,H,W	— /(SCSFR14) [R/W] B,H,W **	— /(SCSFR04) [R/W] B,H,W * <sup>3</sup>	Multi-UART4 *3: Reserved because CSIO
001808 <sub>H</sub>	—/(TBYTE34)/ (LAMESR4) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE24)/ (LAMERT4) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE14)/ (LAMIER4) [R/W] B,H,W *	TBYTE04/(LAMRID4) /(LAMTID4) [R/W] B,H,W 00000000	mode is not set immediately after reset.  *4: Reserved because LIN2.1
00180Сн	BGR4[R/ 00000000	- ·	— /(ISMK4)[R/W] B,H,W * <sup>2</sup>	— /(ISBA4)[R/W] B,H,W * <sup>2</sup>	mode is not set immediately after reset.
001810 <sub>Н</sub>	FCR14[R/W] B,H,W 00100	FCR04[R/W] B,H,W -0000000	-	R/W] B,H,W 0 00000000	
001814 <sub>H</sub>	FTICR4[R 00000000	=	_	_	
001818 <sub>Н</sub>	SCR5/(IBCR5) [R/W] B,H,W 000000	SMR5[R/W] B,H,W 000-00-0	SSR5[R/W] B,H,W 0-000011	ESCR5/(IBSR5)[R/W ] B,H,W 00000000	
00181С <sub>н</sub>	— /(RDR15/(TDR		RDR05/(TDR05)[R/W] B,H,W 0 00000000* <sup>1</sup>		
001820 <sub>H</sub>	SACSR5[R 0000 (	-		R] B,H,W 00000000	
001824 <sub>H</sub>		R/W] B,H,W	— /(SCSCR5/SF	UR5)[R/W] B,H,W * <sup>3</sup> * <sup>4</sup>	Multi-UART5  *1: Byte access is possible only for access to lower 8 bits.
001828н	— /(SCSTR35)/ (LAMSR5) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR25)/ (LAMCR5) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR15)/ (SFLR15) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR05)/ (SFLR05) [R/W] B,H,W	*2: Reserved because I <sup>2</sup> C mode is not set immediately
00182С <sub>н</sub>	_	— /(SCSFR25) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR15) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR05) [R/W] B,H,W * <sup>3</sup>	*3: Reserved because CSIO
001830 <sub>н</sub>	—/(TBYTE35)/ (LAMESR5) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE25)/ (LAMERT5) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE15)/ (LAMIER5) [R/W] B,H,W	TBYTE05/(LAMRID5) /(LAMTID5) [R/W] B,H,W 00000000	mode is not set immediately after reset.  *4: Reserved because LIN2.1
001834н	BGR5[R/ 00000000	- ·	— /(ISMK5)[R/W] B,H,W **2	— /(ISBA5)[R/W] B,H,W * <sup>2</sup>	mode is not set immediately after reset.
001838 <sub>Н</sub>	FCR15[R/W] B,H,W 00100	FCR05[R/W] B,H,W -0000000	-	R/W] B,H,W 0 00000000	
00183С <sub>Н</sub>	FTICR5[R 00000000	- · · · · · · · · · · · · · · · · · · ·	_	_	

Document Number: 002-04669 Rev. \*D Page **98** of **254** 



		Address offset val	ue / Register name		
Address	+0	+1	+2	+3	Block
001840 <sub>н</sub>	SCR6/(IBCR6) [R/W] B,H,W 000000	SMR6[R/W] B,H,W 000-00-0	SSR6[R/W] B,H,W 0-000011	ESCR6/(IBSR6)[R/W ] B,H,W 00000000	
001844н	— /(RDR16/(TDR			06)[R/W] B,H,W 0000000* <sup>1</sup>	
001848 <sub>H</sub>	SACSR6[F 0000 (	- · · · · · · · · · · · · · · · · · · ·	-	R] B,H,W 00000000	
00184C <sub>H</sub>	STMCR6[F 00000000	- · · · · · · · · · · · · · · · · · · ·	— /(SCSCR6/SF	UR6)[R/W] B,H,W	Multi-UART6 *1: Byte access is possible only
001850н	— /(SCSTR36)/ (LAMSR6) [R/W] B,H,W	— /(SCSTR26)/ (LAMCR6) [R/W] B,H,W *3	— /(SCSTR16)/ (SFLR16) [R/W] B,H,W	— /(SCSTR06)/ (SFLR06) [R/W] B,H,W	*2: Reserved because I <sup>2</sup> C mode is not set immediately
001854 <sub>Н</sub>	_	— /(SCSFR26) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR16) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR06) [R/W] B,H,W * <sup>3</sup>	after reset.  *3: Reserved because CSIO mode is not set immediately
001858 <sub>н</sub>	—/(TBYTE36)/ (LAMESR6) [R/W] B,H,W	—/(TBYTE26)/ (LAMERT6) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE16)/ (LAMIER6) [R/W] B,H,W	TBYTE06/(LAMRID6) /(LAMTID6) [R/W] B,H,W 00000000	after reset.  *4: Reserved because LIN2.1
00185Сн	BGR6[R.	- ·	— /(ISMK6)[R/W] B,H,W * <sup>2</sup>	— /(ISBA6)[R/W] B,H,W * <sup>2</sup>	mode is not set immediately after reset.
001860н	FCR16[R/W] B,H,W 00100	FCR06[R/W] B,H,W -0000000	-	R/W] B,H,W 0 00000000	
001864 <sub>H</sub>	FTICR6[R 00000000	- · · · · · · · · · · · · · · · · · · ·	_	_	
001868 <sub>н</sub>	SCR7/(IBCR7) [R/W] B,H,W 000000	SMR7[R/W] B,H,W 000-00-0	SSR7[R/W] B,H,W 0-000011	ESCR7/(IBSR7)[R/W ] B,H,W 00000000	M III MART
00186Сн	— /(RDR17/(TDR	(17))[R/W] B,H,W * <sup>3</sup>		07)[R/W] B,H,W 0000000* <sup>1</sup>	Multi-UART7  *1: Byte access is possible only for access to lower 8 bits.
001870 <sub>Н</sub>	SACSR7[R 0000 (			R] B,H,W 00000000	*2: Reserved because I <sup>2</sup> C
001874 <sub>H</sub>	STMCR7[F 00000000	00000000	— /(SCSCR7/SF	UR7)[R/W] B,H,W * <sup>3</sup> * <sup>4</sup>	mode is not set immediately after reset.
001878н	— /(SCSTR37)/ (LAMSR7) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR27)/ (LAMCR7) [R/W] B,H,W *3	— /(SCSTR17)/ (SFLR17) [R/W] B,H,W *	— /(SCSTR07)/ (SFLR07) [R/W] B,H,W * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately after reset.
00187С <sub>н</sub>	_	— /(SCSFR27) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR17) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR07) [R/W] B,H,W * <sup>3</sup>	*4: Reserved because LIN2.1
001880 <sub>Н</sub>	—/(TBYTE37)/ (LAMESR7) [R/W] B,H,W	—/(TBYTE27)/ (LAMERT7) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE17)/ (LAMIER7) [R/W] B,H,W	TBYTE07/(LAMRID7) /(LAMTID7) [R/W] B,H,W 00000000	mode is not set immediately after reset.

Document Number: 002-04669 Rev. \*D Page **99** of **254** 



Address	+0	+1	ue / Register name +2	+3	Block
001884 <sub>H</sub>	BGR7[R/ 00000000	-	— /(ISMK7)[R/W] B,H,W * <sup>2</sup>	— /(ISBA7)[R/W] B,H,W * <sup>2</sup>	
001888н	FCR17[R/W] B,H,W 00100	FCR07[R/W] B,H,W -0000000	_	Z/W] B,H,W 00000000	Multi-UART7
00188С <sub>н</sub>	FTICR7[R/ 00000000	=	_	_	
001890н	SCR8/(IBCR8) [R/W] B,H,W 000000	SMR8[R/W] B,H,W 000-00-0	SSR8[R/W] B,H,W 0-000011	ESCR8/(IBSR8)[R/W ] B,H,W 00000000	
001894 <sub>н</sub>	— /(RDR18/(TDR	(18))[R/W] B,H,W *		08)[R/W] B,H,W 0000000* <sup>1</sup>	
001898н	SACSR8[R 0000 0	- · · · · · · · · · · · · · · · · · · ·	00000000	R] B,H,W 00000000	Multi-UART8
00189С <sub>н</sub>	STMCR8[R 00000000	00000000		UR8)[RW] B,H,W ** *4	*1: Byte access is possible only for access to lower 8 bits.
0018A0 <sub>н</sub>	— /(SCSTR38)/ (LAMSR8) [R/W] B,H,W	— /(SCSTR28)/ (LAMCR8) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR18)/ (SFLR18) [R/W] B,H,W	— /(SCSTR08)/ (SFLR08) [R/W] B,H,W	*2: Reserved because I <sup>2</sup> C mode is not set immediately
0018А4н	_	— /(SCSFR28) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR18) [R/W] B,H,W	— /(SCSFR08) [R/W] B,H,W * <sup>3</sup>	after reset.  *3: Reserved because CSIO
0018A8 <sub>H</sub>	—/(TBYTE38)/ (LAMESR8) [R/W] B,H,W	—/(TBYTE28)/ (LAMERT8) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE18)/ (LAMIER8) [R/W] B,H,W	TBYTE08/(LAMRID8) /(LAMTID8) [R/W] B,H,W 00000000	mode is not set immediately after reset.  *4: Reserved because LIN2.1
0018АС <sub>н</sub>	BGR8[R 00000000		— /(ISMK8)[R/W] B,H,W * <sup>2</sup>	— /(ISBA8)[R/W] B,H,W * <sup>2</sup>	mode is not set immediately after reset.
0018В0н	FCR18[R/W] B,H,W 00100	FCR08[R/W] B,H,W -0000000	_	Z/W] B,H,W 00000000	
0018B4 <sub>H</sub>	FTICR8[R/ 00000000	=	_	_	
0018B8 <sub>Н</sub>	SCR9/(IBCR9) [R/W] B,H,W 000000	SMR9[R/W] B,H,W 000-00-0	SSR9[R/W] B,H,W 0-000011	ESCR9/(IBSR9)[R/W ] B,H,W 00000000	
0018BC <sub>н</sub>	— /(RDR19/(TDR	(19))[R/W] B,H,W * <sup>3</sup>	`	9)[R/W] B,H,W 0000000* <sup>1</sup>	Multi-UART9 *1: Byte access is possible only
0018С0н	SACSR9[R 0000 (	• ' '	STMR9[R] B,H,W 00000000 00000000		for access to lower 8 bits.
0018С4 <sub>н</sub>	STMCR9[R 00000000		— /(SCSCR9/SF	UR9)[R/W] B,H,W ** * * * * * * * * * * * * * * * *	*2: Reserved because I <sup>2</sup> C mode is not set immediately
0018С8 <sub>Н</sub>	— /(SCSTR39)/ (LAMSR9) [R/W] B,H,W	— /(SCSTR29)/ (LAMCR9) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR19)/ (SFLR19) [R/W] B,H,W	— /(SCSTR09)/ (SFLR09) [R/W] B,H,W	after reset.

Document Number: 002-04669 Rev. \*D Page **100** of **254** 



		Address offset val	ue / Register name		
Address	+0	+1	+2	+3	Block
0018СС <sub>н</sub>	_	— /(SCSFR29) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR19) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR09) [R/W] B,H,W * <sup>3</sup>	
0018D0 <sub>Н</sub>	—/(TBYTE39)/ (LAMESR9) [R/W] B,H,W *	—/(TBYTE29)/ (LAMERT9) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE19)/ (LAMIER9) [R/W] B,H,W *3	TBYTE09/(LAMRID9) /(LAMTID9) [R/W] B,H,W 00000000	Multi-UART9  *3: Reserved because CSIO
0018D4 <sub>Н</sub>	-	W] H, W 00000000	— /(ISMK9)[R/W] B,H,W * <sup>2</sup>	— /(ISBA9)[R/W] B,H,W * <sup>2</sup>	mode is not set immediately after reset.
0018D8 <sub>H</sub>	FCR19[R/W] B,H,W 00100	FCR09[R/W] B,H,W -0000000	FBYTE9[R 00000000	W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately after reset.
0018DC <sub>н</sub>	——————————————————————————————————————	/W] B,H,W 00000000		_	aller reset.
0018E0 <sub>н</sub>	SCR10/(IBCR10) [R/W] B,H,W 000000	SMR10[R/W] B,H,W 000-00-0	SSR10[R/W] B,H,W 0-000011	ESCR10/(IBSR10) [R/W] B,H,W 00000000	
0018E4 <sub>H</sub>	— /(RDR110/(TDF	R110))[R/W] B,H,W * <sup>3</sup>	RDR010/(TDR0 0 00	10)[R/W] B,H,W 0000000* <sup>1</sup>	
0018E8 <sub>H</sub>	<u>-</u>	R/W] B,H,W 00000000	STMR10  00000000	[R] B,H,W 00000000	
0018ЕС <sub>н</sub>	_	R/W] B,H,W 00000000	— /(SCSCR10/SFUR10)[R/W] B,H,W		Multi-UART10 *1: Byte access is possible only
0018F0 <sub>н</sub>	— /(SCSTR310)/ (LAMSR10) [R/W] B,H,W	— /(SCSTR210)/ (LAMCR10) [R/W] B,H,W	— /(SCSTR110)/ (SFLR110)[R/W] B,H,W	— /(SCSTR010)/ (SFLR010)[R/W] B,H,W	for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately
0018F4 <sub>H</sub>	_	— /(SCSFR210) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR110) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR010) [R/W] B,H,W * <sup>3</sup>	after reset.  *3: Reserved because CSIO
0018F8 <sub>н</sub>	—/(TBYTE310)/ (LAMESR10) [R/W] B,H,W	—/(TBYTE210)/ (LAMERT10) [R/W] B,H,W	—/(TBYTE110)/ (LAMIER10) [R/W] B,H,W	TBYTE010/(LAMRID 10)/(LAMTID10) [R/W] B,H,W 00000000	mode is not set immediately after reset.  *4: Reserved because LIN2.1 mode is not set immediately
0018FC <sub>н</sub>	-	R/W] H, W 00000000	— /(ISMK10)[R/W] B,H,W * <sup>2</sup>	— /(ISBA10)[R/W] B,H,W * <sup>2</sup>	after reset.
001900 <sub>н</sub>	FCR110[R/W] B,H,W 00100	FCR010[R/W] B,H,W -0000000	=	R/W] B,H,W 00000000	
001904н		R/W] B,H,W 00000000		_	
001908 <sub>н</sub>	SCR11/(IBCR11) [R/W] B,H,W 000000	SMR11[R/W] B,H,W 000-00-0	SSR11[R/W] B,H,W 0-000011	ESCR11/(IBSR11) [R/W] B,H,W 00000000	Multi-UART11  *1: Byte access is possible only for access to lower 8 bits.
00190С <sub>н</sub>	— /(RDR111/(TDF	R111))[R/W] B,H,W	RDR011/(TDR0 0 00	11)[R/W] B,H,W	*2: Reserved because I <sup>2</sup> C
001910 <sub>H</sub>	-	R/W] B,H,W 00000000	STMR11[		mode is not set immediately after reset.



		Address offset va	lue / Register name		
Address	+0	+1	+2	+3	Block
001914 <sub>н</sub>		R/W] B,H,W 00000000	— /(SCSCR11/SF	UR11)[R/W] B,H,W	
001918н	— /(SCSTR311)/ (LAMSR11) [R/W] B,H,W	— /(SCSTR211)/ (LAMCR11) [R/W] B,H,W	— /(SCSTR111)/ (SFLR111)[R/W] B,H,W * <sup>3</sup>	— /(SCSTR011)/ (SFLR011)[R/W] B,H,W * <sup>3</sup>	
00191С <sub>н</sub>	_	— /(SCSFR211) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR111) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR011) [R/W] B,H,W * <sup>3</sup>	Multi-UART11
001920 <sub>н</sub>	—/(TBYTE311)/ (LAMESR11) [R/W] B,H,W *3	—/(TBYTE211)/ (LAMERT11) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE111)/ (LAMIER11) [R/W] B,H,W **3	TBYTE011/(LAMRID 11)/(LAMTID11) [R/W] B,H,W 00000000	*3: Reserved because CSIO mode is not set immediately after reset.
001924н	-	R/W] H, W 00000000	— /(ISMK11)[R/W] B,H,W * <sup>2</sup>	— /(ISBA11)[R/W] B,H,W * <sup>2</sup>	*4: Reserved because LIN2.1 mode is not set immediately after reset.
001928 <sub>н</sub>	FCR111[R/W] B,H,W 00100	FCR011[R/W] B,H,W -0000000	-	R/W] B,H,W 00000000	
00192Сн		R/W] B,H,W 00000000	_	_	
001930 <sub>н</sub>	SCR12/(IBCR12) [R/W] B,H,W 000000	SMR12 [R/W] B,H,W 000-00-0	SSR12 [R/W] B,H,W 0-000011	ESCR12/(IBSR12) [R/W] B,H,W 00000000	
001934н	— /(RDR112/(TDF	R112))[R/W] B,H,W	RDR012/(TDR012)[R/W] B,H,W 0 00000000*1		
001938 <sub>H</sub>	_	R/W] B,H,W 00000000	STMR12[R] B,H,W 00000000 00000000		
00193Сн	_	R/W] B,H,W 00000000	— /(SCSCR12/SFUR12)[R/W] B,H,W		Multi-UART12 *1: Byte access is possible only
001940н	— /(SCSTR312)/ (LAMSR12) [R/W] B,H,W *3	— /(SCSTR212)/ (LAMCR12) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR112)/(SFLR1 12) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR012)/(SFLR 012) [R/W] B,H,W * <sup>3</sup>	for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
001944н	_	— /(SCSFR212) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR112) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR012) [R/W] B,H,W * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately
001948 <sub>н</sub>	—/(TBYTE312)/ (LAMESR12) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE212)/ (LAMERT12) [R/W] B,H,W * <sup>3</sup>	—/(TBYTE112)/ (LAMIER12) [R/W] B,H,W *	TBYTE012/(LAMRID 12)/(LAMTID12) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately
00194Сн	=	R/W] H,W 00000000	— /(ISMK12) [R/W] B,H,W * <sup>2</sup>	— /(ISBA12) [R/W] B,H,W * <sup>2</sup>	after reset.
001950н	FCR112 [R/W] B,H,W 00100	FCR012 [R/W] B,H,W -0000000	-	R/W] B,H,W 00000000	
001954 <sub>Н</sub>		R/W] B,H,W 00000000	_	_	



A d due e e		Address offset va	lue / Register name		Diagle
Address	+0	+1	+2	+3	Block
001958 <sub>Н</sub>	SCR13/(IBCR13) [R/W] B,H,W 000000	SMR13 [R/W] B,H,W 000-00-0	SSR13 [R/W] B,H,W 0-000011	ESCR13/(IBSR13) [R/W] B,H,W 00000000	
00195Сн	— /(RDR113/(TDF	R113))[R/W] B,H,W		13)[R/W] B,H,W	
001960 <sub>н</sub>	•	R/W] B,H,W 00000000	STMR13	[R] B,H,W 00000000	
001964 <sub>н</sub>	STMCR13[	R/W] B,H,W 00000000		UR13)[R/W] B,H,W	Multi-UART13 *1: Byte access is possible only
001968н	— /(SCSTR313)/ (LAMSR13) [R/W] B,H,W **3	— /(SCSTR213)/ (LAMCR13) [R/W] B,H,W *3	— /(SCSTR113)/(SFLR1 13) [R/W] B,H,W **3	— /(SCSTR013)/(SFLR 013) [R/W] B,H,W **3	for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
00196С <sub>н</sub>	_	— /(SCSFR213) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR113) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR013) [R/W] B,H,W * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately
001970н	—/(TBYTE313)/ (LAMESR13) [R/W] B,H,W *	—/(TBYTE213)/ (LAMERT13) [R/W] B,H,W	—/(TBYTE113)/ (LAMIER13) [R/W] B,H,W * <sup>3</sup>	TBYTE013/(LAMRID 13)/(LAMTID13) [R/W] B,H,W 00000000	*4: Reserved because LIN2.1 mode is not set immediately
001974н		R/W] H,W 00000000	— /(ISMK13) [R/W] B,H,W * <sup>2</sup>	— /(ISBA13) [R/W] B,H,W * <sup>2</sup>	after reset.
001978н	FCR113 [R/W] B,H,W 00100	FCR013 [R/W] B,H,W -0000000	-	R/W] B,H,W 00000000	
00197Сн		R/W] B,H,W 00000000	_	_	
001980н	SCR14/(IBCR14) [R/W] B,H,W 000000	SMR14 [R/W] B,H,W 000-00-0	SSR14 [R/W] B,H,W 0-000011	ESCR14/(IBSR14) [R/W] B,H,W 00000000	
001984н	— /(RDR114/(TDF	R114))[R/W] B,H,W * <sup>3</sup>	`	14)[R/W] B,H,W 0000000* <sup>1</sup>	Multi-UART14
001988 <sub>н</sub>	-	R/W] B,H,W 00000000		[R] B,H,W 00000000	*1: Byte access is possible only for access to lower 8 bits.
00198С <sub>н</sub>	=	R/W] B,H,W 00000000	— /(SCSCR14/SFI	UR14)[R/W] B,H,W * <sup>3</sup> * <sup>4</sup>	*2: Reserved because I <sup>2</sup> C mode is not set immediately
001990н	— /(SCSTR314)/ (LAMSR14) [R/W] B,H,W *	— /(SCSTR214)/ (LAMCR14) [R/W] B,H,W * <sup>3</sup>			after reset.  *3: Reserved because CSIO mode is not set immediately
001994н	_	— /(SCSFR214) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR114) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR014) [R/W] B,H,W * <sup>3</sup>	after reset.  *4: Reserved because LIN2.1
001998 <sub>H</sub>	—/(TBYTE314)/ (LAMESR14) [R/W] B,H,W	—/(TBYTE214)/ (LAMERT14) [R/W] B,H,W	—/(TBYTE114)/ (LAMIER14) [R/W] B,H,W	TBYTE014/(LAMRID 14)/(LAMTID14) [R/W] B,H,W 00000000	mode is not set immediately after reset.

Document Number: 002-04669 Rev. \*D Page **103** of **254** 



		Address offset va	llue / Register name		
Address	+0	+1	+2	+3	Block
00199Сн	-	R/W] H,W 00000000	— /(ISMK14) [R/W] B,H,W * <sup>2</sup>	— /(ISBA14) [R/W] B,H,W	
0019А0н	FCR114 [R/W] B,H,W 00100	FCR014 [R/W] B,H,W -0000000	-	R/W] B,H,W 00000000	Multi-UART14
0019А4 <sub>н</sub>		R/W] B,H,W 00000000	_	_	
0019А8н	SCR15/(IBCR15) [R/W] B,H,W 000000	SMR15 [R/W] B,H,W 000-00-0	SSR15 [R/W] B,H,W 0-000011	ESCR15/(IBSR15) [R/W] B,H,W 00000000	
0019АС <sub>н</sub>		R115))[R/W] B,H,W * <sup>3</sup>	RDR015/(TDR0	15)[R/W] B,H,W 0000000* <sup>1</sup>	
0019В0н	_	R/W] B,H,W 00000000		[R] B,H,W 00000000	
0019В4 <sub>н</sub>	=	R/W] B,H,W 00000000		UR15)[R/W] B,H,W * <sup>3</sup> * <sup>4</sup>	Multi-UART15 *1: Byte access is possible only
0019В8 <sub>Н</sub>	— /(SCSTR315)/ (LAMSR15) [R/W] B,H,W *	— /(SCSTR215)/ (LAMCR15) [R/W] B,H,W * <sup>3</sup>	— /(SCSTR115)/(SFLR1 15) [RW] B,H,W * <sup>3</sup>	— /(SCSTR015)/(SFLR 015) [R/W] B,H,W * <sup>3</sup>	for access to lower 8 bits.  *2: Reserved because I <sup>2</sup> C mode is not set immediately after reset.
0019ВСн	_	— /(SCSFR215) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR115) [R/W] B,H,W * <sup>3</sup>	— /(SCSFR015) [R/W] B,H,W * <sup>3</sup>	*3: Reserved because CSIO mode is not set immediately
0019С0 <sub>н</sub>	—/(TBYTE315)/ (LAMESR15) [R/W] B,H,W	—/(TBYTE215)/ (LAMERT15) [R/W] B,H,W	—/(TBYTE115)/ (LAMIER15) [R/W] B,H,W	TBYTE015/(LAMRID 15)/(LAMTID15) [R/W] B,H,W 00000000	
0019С4 <sub>н</sub>	_	R/W] H,W 00000000	— /(ISMK15) [R/W] B,H,W	— /(ISBA15) [R/W] B,H,W * <sup>2</sup>	after reset.
0019С8н	FCR115 [R/W] B,H,W 00100	FCR015 [R/W] B,H,W -0000000	_	R/W] B,H,W 00000000	
0019СС <sub>н</sub>	•	R/W] B,H,W 00000000	_	_	
0019D0н	<del>-</del>	R/W] B,H,W -0000000	_	R/W] B,H,W -0000000	
0019D4 <sub>Н</sub>	-	R/W] B,H,W -0000000	_	R/W] B,H,W -0000000	PPG controller
0019D8 <sub>Н</sub>	GTREN4	[R/W] H,W 00000000	GTREN5	[R/W] H,W 0000000	
0019DC <sub>н</sub>	_	GATEC0 [R/W] B,H,W 00	_	GATEC2 [R/W] B,H,W 00	DDC CATE control
0019E0 <sub>н</sub>		GATEC4 [R/W] B,H,W 00		_	PPG GATE control
0019Е4н			_	_	Reserved



Address	Address offset va	lue / Register name	Plack
Address	+0 +1	Block	
004050	GTRS0 [R/W] B,H,W	GTRS1 [R/W] B,H,W	
0019E8 <sub>н</sub>	-000000 -000000	-0000000 -0000000	
221252	GTRS2 [R/W] B,H,W	GTRS3 [R/W] B,H,W	
0019EC <sub>н</sub>	-000000 -000000	-0000000 -0000000	
004050	GTRS4 [R/W] B,H,W	GTRS5 [R/W] B,H,W	
0019F0 <sub>н</sub>	-000000 -000000	-0000000 -0000000	
004054	GTRS6 [R/W] B,H,W	GTRS7 [R/W] B,H,W	
0019F4 <sub>н</sub>	-000000 -000000	-0000000 -0000000	
004050	GTRS8 [R/W] B,H,W	GTRS9 [R/W] B,H,W	
0019F8 <sub>н</sub>	-000000 -000000	-0000000 -0000000	
004050	GTRS10 [R/W] B,H,W	GTRS11 [R/W] B,H,W	
0019FC <sub>н</sub>	-0000000 -0000000	-0000000 -0000000	
	GTRS12 [R/W] B,H,W	GTRS13 [R/W] B,H,W	
001A00 <sub>H</sub>	-000000 -000000	-000000 -000000	
20112	GTRS14 [R/W] B,H,W	GTRS15 [R/W] B,H,W	
001A04 <sub>н</sub>	-0000000 -0000000	-0000000 -0000000	
	GTRS16 [R/W] B,H,W	GTRS17 [R/W] B,H,W	
001A08 <sub>н</sub>	-000000 -000000	-000000 -000000	
	GTRS18 [R/W] B,H,W	GTRS19 [R/W] B,H,W	
001A0C <sub>н</sub>	-0000000 -0000000	-0000000 -0000000	PPG
	GTRS20 [R/W] B,H,W	GTRS21 [R/W] B,H,W	controller
001A10 <sub>н</sub>	-0000000 -0000000	-000000 -000000	33.1.1.3.1.3.
	GTRS22 [R/W] B,H,W	GTRS23 [R/W] B,H,W	
001А14 <sub>Н</sub>	-0000000 -0000000	-0000000 -0000000	
	GTRS24 [R/W] B,H,W	GTRS25 [R/W] B,H,W	
001A18 <sub>н</sub>	-0000000 -0000000	-0000000 -0000000	
	GTRS26 [R/W] B,H,W	GTRS27 [R/W] B,H,W	
001A1C <sub>н</sub>	-0000000 -0000000	-0000000 -0000000	
	GTRS28 [R/W] B,H,W	GTRS29 [R/W] B,H,W	
001A20 <sub>н</sub>	-0000000 -0000000	-0000000 -0000000	
	GTRS30 [R/W] B,H,W	GTRS31 [R/W] B,H,W	
001A24 <sub>H</sub>	-0000000 -0000000	-0000000 -0000000	
	GTRS32 [R/W] B,H,W	GTRS33 [R/W] B,H,W	
001A28 <sub>н</sub>	-0000000 -0000000	-000000 -000000	
	GTRS34 [R/W] B,H,W	GTRS35 [R/W] B,H,W	
001A2C <sub>н</sub>	-0000000 -0000000	-0000000 -0000000	
	GTRS36 [R/W] B,H,W	GTRS37 [R/W] B,H,W	
001A30 <sub>н</sub>	-0000000 -0000000	-0000000 -0000000	
	GTRS38 [R/W] B,H,W	GTRS39 [R/W] B,H,W	
001A34 <sub>н</sub>	-0000000 -0000000	-0000000 -0000000	
	GTREN0 [R/W] H,W	GTREN1 [R/W] H,W	
001А38 <sub>н</sub>	00000000 00000000	00000000 00000000	PPG
	GTREN2 [R/W] H,W	GTREN3 [R/W] H,W	controller
001A3C <sub>н</sub>	00000000 00000000	00000000 00000000	Controller
001A40 <sub>н</sub>	PCN0 [R/W] B,H,W	PCSR0 [W] H,W	
	00000000 000000-0	XXXXXXXX XXXXXXXX	
001A44 <sub>н</sub>	PDUT0 [W] H,W	PTMR0 [R] H,W	PPG0
	XXXXXXXX XXXXXXXX	11111111 11111111	(Note) for communication
001A48 <sub>н</sub>	PCN200 [R/W] B,H,W	PSDR0 [R/W] H,W	
	000000110	00000000 00000000	



Address	Address offset va	Plack	
Auuress	+0 +1	Block	
001440	PTPC0 [R/W] H,W	PCMDWD0 [R/W] B,H,W	1
001A4С <sub>н</sub>	00000000 00000000	0000	
004450	PHCSR0 [W] H,W	PLCSR0 [W] H,W	
001A50 <sub>н</sub>	XXXXXXXX XXXXXXXX	XXXXXXXX XXXXXXX	C PPG0
004 4 5 4	PHDUT0 [W] H,W	PLDUT0 [W] H,W	(Note) for communication
001А54 <sub>Н</sub>	XXXXXXXX XXXXXXXX	XXXXXXXX XXXXXXX	(
001450	PCMDDT0 [R/W] H,W		
001A58 <sub>н</sub>	00000000 00000000		
001A5C <sub>н</sub>	PCN1 [R/W] B,H,W	PCSR1 [W] H,W	
00 IA3CH	0000000 000000-0	XXXXXXXX XXXXXXX	(
001A60 <sub>H</sub>	PDUT1 [W] H,W	PTMR1 [R] H,W	
OU TAOUH	XXXXXXX XXXXXXX	11111111 11111111	
001A64 <sub>H</sub>	PCN201 [R/W] B,H,W	PSDR1 [R/W] H,W	
00 1A04H	000000110	00000000 00000000	
001A68 <sub>H</sub>	PTPC1 [R/W] H,W	PCMDWD1 [R/W] B,H,W	
00 TAOOH	00000000 00000000	0000	(Note) for communication
001A6C <sub>H</sub>	PHCSR1 [W] H,W	PLCSR1 [W] H,W	
OUTAGOR	XXXXXXX XXXXXXX	XXXXXXXX XXXXXXX	(
001A70 <sub>H</sub>	PHDUT1 [W] H,W	PLDUT1 [W] H,W	
00 17 t7 OH	XXXXXXXX XXXXXXXX	XXXXXXXX XXXXXXX	(
001A74 <sub>H</sub>	PCMDDT1 [R/W] H,W		
00 1/A7 <del>4</del> H	00000000 00000000		
001A78 <sub>H</sub>	PCN2 [R/W] B,H,W	PCSR2 [W] H,W	
00 17 (7 OH	0000000 000000-0	XXXXXXXX XXXXXXX	(
001А7С <sub>н</sub>	PDUT2 [W] H,W	PTMR2 [R] H,W	
00 II II On	XXXXXXXX XXXXXXXX	11111111 11111111	
001А80н	PCN202 [R/W] B,H,W	PSDR2 [R/W] H,W	
33 17 13 311	000000110	00000000 00000000	
001A84 <sub>H</sub>	PTPC2 [R/W] H,W	PCMDWD2 [R/W] B,H,W	
	0000000 00000000	0000	(Note) for communication
001A88 <sub>H</sub>	PHCSR2 [W] H,W	PLCSR2 [W] H,W	
	XXXXXXX XXXXXXX	XXXXXXXX XXXXXXXX	(
001A8С <sub>н</sub>	PHDUT2 [W] H,W	PLDUT2 [W] H,W	
	XXXXXXXX XXXXXXXX	XXXXXXXX XXXXXXX	(
001A90 <sub>н</sub>	PCMDDT2 [R/W] H,W	_   _	
	0000000 0000000	50050 51011111	
001А94 <sub>Н</sub>	PCN3 [R/W] B,H,W	PCSR3 [W] H,W	,
	0000000 00000-0	XXXXXXXX XXXXXXX	
001A98 <sub>H</sub>	PDUT3 [W] H,W	PTMR3 [R] H,W	
	XXXXXXXX XXXXXXXX	11111111 11111111	
001А9С <sub>н</sub>	PCN203 [R/W] B,H,W	PSDR3 [R/W] H,W	
	000000110	00000000 00000000 DCMDWD3 IDAWI D LLVA	, DDCC
001AA0 <sub>H</sub>	PTPC3 [R/W] H,W PCMDWD3 [R/W] B,H,W 00000000 000000000000		
			(Note) for communication
001AA4 <sub>H</sub>	AA4 <sub>H</sub> PHCSR3 [W] H,W PLCSR3 [W] H,W		,
	XXXXXXXX XXXXXXXX	XXXXXXXX XXXXXXXX	<u> </u>
001AA8 <sub>н</sub>	PHDUT3 [W] H,W	PLDUT3 [W] H,W	,
<del></del>	XXXXXXXX XXXXXXXX	XXXXXXXX XXXXXXX	<u> </u>
001AAC <sub>н</sub>	PCMDDT3 [R/W] H,W	–   –	
	00000000 00000000		



Address		Plank				
Address	+0	+1	+2	+3	Block	
001AB0 <sub>H</sub>	PCN4 [R/V	V] B,H,W		4 [W] H,W		
00 IABOH	00000000	000000-0	XXXXXXX	X XXXXXXX		
001AB4 <sub>H</sub>	PDUT4 [W] H,W			4 [R] H,W		
OO IAD4H	XXXXXXXX	XXXXXXX		1 11111111	PPG4	
001AB8 <sub>H</sub>	PCN204 [R/	•		[R/W] H,W	1104	
CO II NEON	000000		0000000	0 00000000		
001ABC <sub>н</sub>	PTPC4 [R	-	_	_		
	00000000					
001AC0 <sub>н</sub>	PCN5 [R/V	•		5 [W] H,W		
	00000000			X XXXXXXX		
001AС4 <sub>н</sub>	PDUT5 [	•		5 [R] H,W		
	XXXXXXXXX			1 11111111	PPG5	
001AС8 <sub>Н</sub>	PCN205 [R/	-		[R/W] H,W		
	000000		0000000	0 00000000	4	
001ACC <sub>H</sub>	PTPC5 [R	-	_	_		
	00000000		D00D	2 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
001AD0 <sub>H</sub>	PCN6 [R/V	•		6 [W] H,W		
	00000000			X XXXXXXXX	_	
001AD4 <sub>Н</sub>	PDUT6 [W] H,W XXXXXXXX XXXXXXX		PTMR6 [R] H,W 11111111 11111111			
					PPG6	
001AD8 <sub>Н</sub>	PCN206 [R/W] B,H,W 000000110			[R/W] H,W		
	000000110 PTPC6 [R/W] H,W		000000	0 00000000	_	
001ADC <sub>H</sub>	00000000 (	-	_	_		
	PCN7 [R/V		DCSD:			
001AE0 <sub>н</sub>	00000000	-		X XXXXXXXX		
	PDUT7 [			7 [R] H,W	+	
001AE4 <sub>Н</sub>	XXXXXXXX	•		7 [13] 11,4V 1 111111111		
	PCN207 [R/			[R/W] H,W	PPG7	
001AE8 <sub>н</sub>	000000	•		0 00000000		
	PTPC7 [R/W] H,W		000000			
001AEC <sub>н</sub>	00000000	• '	_	_		
	PCN8 [R/V		PCSR8	-		
001AF0 <sub>н</sub>	00000000			X XXXXXXXX		
	PDUT8 [			8 [R] H,W		
001AF4 <sub>н</sub>	XXXXXXXX	-		1 11111111		
001150	PCN208 [R/		PSDR8	[R/W] H,W	PPG8	
001AF8 <sub>H</sub>	000000	•		0 00000000		
004450	PTPC8 [R	/W] H,W				
001AFC <sub>н</sub>	00000000	00000000	_	_		
004000	PCN9 [R/V		PCSRS	9 [W] H,W		
001B00 <sub>н</sub>	00000000	•		X XXXXXXX		
004004	PDUT9 [	W] H,W	PTMR!	9 [R] H,W		
001B04 <sub>Н</sub>	XXXXXXXX	-	11111111 11111111		DDCO	
001000	PCN209 [R/W] B,H,W		PSDR9	[R/W] H,W	PPG9	
001B08 <sub>н</sub>	000000	110	0000000 0000000			
001B0С <sub>н</sub>	PTPC9 [R/W] H,W					
OO IBOCH	00000000	0000000	_			

Document Number: 002-04669 Rev. \*D Page **107** of **254** 



Address	Address	Plack		
Address	+0 +1	+2	+3	Block
001B10 <sub>H</sub>	PCN10 [R/W] B,H,W	PCSR10	[W] H,W	
OOTBTOH	0000000 000000-0	XXXXXXXX	XXXXXXX	
001В14 <sub>Н</sub>	PDUT10 [W] H,W	PTMR10	) [R] H,W	
00 1B 14H	XXXXXXXX XXXXXXX	11111111	11111111	PPG10
001B18 <sub>H</sub>	PCN210 [R/W] B,H,W		[R/W] H,W	11 610
OOTBTOH	000000110	00000000	00000000	
001В1С <sub>н</sub>	PTPC10 [R/W] H,W		_	
001B10H	00000000 00000000			
001B20 <sub>Н</sub>	PCN11 [R/W] B,H,W		[W] H,W	
OO IBZOH	00000000 000000-0		XXXXXXXX	
001B24 <sub>H</sub>	PDUT11 [W] H,W		I [R] H,W	
00 1B2 1H	XXXXXXXX XXXXXXX		11111111	PPG11
001В28 <sub>Н</sub>	PCN211 [R/W] B,H,W		[R/W] H,W	11011
001B20H	000000110	00000000	00000000	
001B2C <sub>н</sub>	PTPC11 [R/W] H,W		_	
00122011	00000000 00000000			
001В30 <sub>Н</sub>	PCN12 [R/W] B,H,W		2 [W] H,W	
	0000000 000000-0		XXXXXXXX	_
001B34 <sub>H</sub>	PDUT12 [W] H,W		2 [R] H,W	
	XXXXXXXX XXXXXXX		11111111	PPG12
001В38н	PCN212 [R/W] B,H,W		[R/W] H,W	
	000000110	00000000	00000000	_
001В3С <sub>н</sub>	PTPC12 [R/W] H,W	_	_	
	00000000 00000000	500546		
001В40 <sub>н</sub>	PCN13 [R/W] B,H,W		B [W] H,W	
	00000000 000000-0		XXXXXXXX	<del>_</del>
001В44 <sub>н</sub>	PDUT13 [W] H,W		3 [R] H,W	
	XXXXXXXX XXXXXXXX		11111111	PPG13
001B48 <sub>н</sub>	PCN213 [R/W] B,H,W		[R/W] H,W	
	000000110	0000000	00000000	<u> </u>
001B4C <sub>н</sub>	PTPC13 [R/W] H,W	_	_	
	00000000 00000000	DOODAA	   DA/1	
001B50 <sub>Н</sub>	PCN14 [R/W] B,H,W		[W] H,W	
	00000000 000000-0		XXXXXXXXX	<del>- </del>
001B54 <sub>н</sub>	PDUT14 [W] H,W		1 [R] H,W	
	XXXXXXXX XXXXXXXX		11111111	PPG14
001В58 <sub>Н</sub>	PCN214 [R/W] B,H,W		[R/W] H,W	
	000000110	00000000	00000000	_
001В5С <sub>н</sub>	PTPC14 [R/W] H,W	_	_	
	0000000 00000000			

Document Number: 002-04669 Rev. \*D Page **108** of **254** 



Address	Address offset val	ue / Register name		Plack
Address	+0 +1	+2	+3	Block
001B60 <sub>H</sub>	PCN15 [R/W] B,H,W	PCSR15 [W] H,	V	
OO IBOOH	0000000 000000-0	XXXXXXXX XXXXX	XXXX	
001064	PDUT15 [W] H,W	PTMR15 [R] H,	V	
001B64 <sub>Н</sub>	XXXXXXX XXXXXXX	11111111 111111	11	PPG15
001069	PCN215 [R/W] B,H,W	PSDR15 [R/W] H	,W	PPG15
001B68 <sub>н</sub>	000000110	0000000 00000	000	
001B6С <sub>н</sub>	PTPC15 [R/W] H,W			
00 IBOCH	00000000 00000000	_	_	
001B70 <sub>Н</sub>	PCN16 [R/W] B,H,W	PCSR16 [W] H,	V	
OO IB/OH	0000000 000000-0	XXXXXXXX XXXX	XXXX	
001B74 <sub>H</sub>	PDUT16 [W] H,W	PTMR16 [R] H,	V	
00 1B7 4 <sub>H</sub>	XXXXXXX XXXXXXX	11111111 111111	11	PPG16
001B78 <sub>H</sub>	PCN216 [R/W] B,H,W	PSDR16 [R/W] F	,W	FFGIO
00 1B7 0H	000000110	000000 000000	000	
001B7C <sub>н</sub>	PTPC16 [R/W] H,W			
OO IB7 CH	00000000 00000000	_	_	
001B80 <sub>н</sub>	PCN17 [R/W] B,H,W	PCSR17 [W] H,	V	
OO IBOOH	0000000 000000-0	XXXXXXXX XXXX	XXXX	
001B84 <sub>н</sub>	PDUT17 [W] H,W	PTMR17 [R] H,	V	
00 1B04H	XXXXXXX XXXXXXX	11111111 111111	11	PPG17
001B88 <sub>н</sub>	PCN217 [R/W] B,H,W	PSDR17 [R/W] H,W	PPG17	
00 1B00H	000000110	000000 000000	000	
001B8С <sub>н</sub>	PTPC17 [R/W] H,W			
00 IBOCH	00000000 00000000		_	
001B90 <sub>Н</sub>	PCN18 [R/W] B,H,W	PCSR18 [W] H,	V	
00 1B30H	0000000 000000-0	XXXXXXXX XXXX	XXXX	
001В94 <sub>Н</sub>	PDUT18 [W] H,W	PTMR18 [R] H,		
00 1B94H	XXXXXXX XXXXXXX	11111111 111111		PPG18
001B98 <sub>H</sub>	PCN218 [R/W] B,H,W	PSDR18 [R/W] H		11010
00 1B30H	000000110	0000000 000000	000	
001B9C <sub>н</sub>	PTPC18 [R/W] H,W	_	_	
001B30H	00000000 00000000			
001BA0 <sub>н</sub>	PCN19 [R/W] B,H,W	PCSR19 [W] H,		
OO I BATON	0000000 000000-0	XXXXXXXX XXXX		
001BA4 <sub>н</sub>	PDUT19 [W] H,W	PTMR19 [R] H,		
00 IB/(4 <sub>H</sub>	XXXXXXX XXXXXXX	11111111 111111		PPG19
001BA8 <sub>H</sub>	PCN219 [R/W] B,H,W	PSDR19 [R/W] H	·	11019
OO IB/ (OH	000000110	0000000 000000	000	
001BAC <sub>н</sub>	PTPC19 [R/W] H,W	_	_	
OO I BI KON	00000000 00000000			
001BB0 <sub>H</sub>	PCN20 [R/W] B,H,W	PCSR20 [W] H,		
331BB0H	0000000 000000-0	XXXXXXXX XXXX		
001BB4 <sub>H</sub>	PDUT20 [W] H,W	PTMR20 [R] H,		
331DD7H	XXXXXXXX XXXXXXXX	11111111 111111		PPG20
001BB8 <sub>н</sub>	PCN220 [R/W] B,H,W	PSDR20 [R/W] H		. 1 020
OO IDDON	000000110	0000000 000000	000	
001BBC <sub>H</sub>	PTPC20 [R/W] H,W	_	_	
33.000H	00000000 00000000			

Document Number: 002-04669 Rev. \*D Page **109** of **254** 



Address	Address offset val	lue / Register name		Plank
Address	+0 +1	+2	+3	Block
001ВС0 <sub>н</sub>	PCN21 [R/W] B,H,W	PCSR21	[W] H,W	
00 IBCOH	0000000 000000-0	XXXXXXXX	XXXXXXX	
001BC4 <sub>н</sub>	PDUT21 [W] H,W	PTMR2 <sup>-</sup>	1 [R] H,W	
001BC4H	XXXXXXXX XXXXXXXX	11111111	11111111	PPG21
001BC8 <sub>H</sub>	PCN221 [R/W] B,H,W	PSDR21	[R/W] H,W	PFGZI
00 IBC6H	000000110	00000000	00000000	
001ВСС <sub>н</sub>	PTPC21 [R/W] H,W			
OOTBCCH	00000000 00000000	_		
001BD0 <sub>н</sub>	PCN22 [R/W] B,H,W	PCSR22	2 [W] H,W	
OOTBBOH	0000000 000000-0	XXXXXXXX	XXXXXXXX	
001BD4 <sub>н</sub>	PDUT22 [W] H,W	PTMR22	2 [R] H,W	
OO I DD TH	XXXXXXX XXXXXXX		11111111	PPG22
001BD8 <sub>н</sub>	PCN222 [R/W] B,H,W		[R/W] H,W	11 022
ООТВВОН	000000110	00000000	00000000	
001BDC <sub>н</sub>	PTPC22 [R/W] H,W	_	_	
OOTBBOH	00000000 00000000	_	_	
001BE0 <sub>H</sub>	PCN23 [R/W] B,H,W	PCSR23	3 [W] H,W	
OOTBLOH	0000000 000000-0		XXXXXXXX	
001BE4 <sub>H</sub>	PDUT23 [W] H,W		3 [R] H,W	
OOTBETH	XXXXXXXX XXXXXXXX		11111111	PPG23
001BE8 <sub>н</sub>	PCN223 [R/W] B,H,W		[R/W] H,W	11 023
OOTBLOH	000000110	00000000	00000000	
001BEC <sub>H</sub>	PTPC23 [R/W] H,W	_	_	
OOTBLOH	00000000 00000000	_		
001BF0 <sub>H</sub>	PCN24 [R/W] B,H,W	PCSR24	↓[W] H,W	
00 12. OH	0000000 000000-0		XXXXXXXX	
001BF4 <sub>н</sub>	PDUT24 [W] H,W		4 [R] H,W	
COTE! IH	XXXXXXXX XXXXXXXX		11111111	PPG24
001BF8 <sub>н</sub>	PCN224 [R/W] B,H,W		[R/W] H,W	11 321
CO IBI OH	000000110	00000000	00000000	
001BFC <sub>H</sub>	PTPC24 [R/W] H,W	_	_	
GO I DI GH	00000000 00000000			
001С00 <sub>н</sub>	PCN25 [R/W] B,H,W		5 [W] H,W	
00100011	0000000 000000-0		XXXXXXXX	
001С04 <sub>н</sub>	PDUT25 [W] H,W		5 [R] H,W	
00.00.11	XXXXXXXX XXXXXXXX		11111111	PPG25
001C08 <sub>H</sub>	PCN225 [R/W] B,H,W		[R/W] H,W	
	000000110	00000000	00000000	_
001С0С <sub>н</sub>	PTPC25 [R/W] H,W	_	_	
	0000000 0000000			
001С10 <sub>Н</sub>	PCN26 [R/W] B,H,W		6 [W] H,W	
	0000000 00000-0		XXXXXXXX	-
001C14 <sub>H</sub>	PDUT26 [W] H,W		6 [R] H,W	
	XXXXXXXX XXXXXXX		11111111	PPG26
001С18 <sub>Н</sub>	PCN226 [R/W] B,H,W		[R/W] H,W	
	000000110	00000000	00000000	-
001С1С <sub>н</sub>	PTPC26 [R/W] H,W	_	_	
11	00000000 00000000			

Document Number: 002-04669 Rev. \*D Page **110** of **254** 



Addross	Address offset val	ue / Register name		Plank
Address	+0 +1	+2	+3	Block
001020	PCN27 [R/W] B,H,W	PCSR27	7 [W] H,W	
001С20 <sub>н</sub>	0000000 000000-0	XXXXXXXX	XXXXXXX	
001024	PDUT27 [W] H,W	PTMR27	7 [R] H,W	
001С24 <sub>н</sub>	XXXXXXX XXXXXXX	11111111	11111111	DDC27
001039	PCN227 [R/W] B,H,W	PSDR27	[R/W] H,W	PPG27
001С28 <sub>н</sub>	000000110	00000000	00000000	
001С2С <sub>н</sub>	PTPC27 [R/W] H,W			
001C2CH	00000000 00000000	<del>_</del>		
001С30 <sub>н</sub>	PCN28 [R/W] B,H,W	PCSR28	3 [W] H,W	
001C30H	0000000 000000-0	XXXXXXXX	XXXXXXX	
001С34 <sub>н</sub>	PDUT28 [W] H,W	PTMR28	8 [R] H,W	
001C34H	XXXXXXX XXXXXXX	11111111	11111111	PPG28
001C38 <sub>H</sub>	PCN228 [R/W] B,H,W		[R/W] H,W	FFG20
001C30H	000000110	00000000	00000000	
001С3С <sub>н</sub>	PTPC28 [R/W] H,W			
001C3CH	00000000 00000000	<del>-</del>		
001С40 <sub>н</sub>	PCN29 [R/W] B,H,W	PCSR29	9 [W] H,W	
001C40H	0000000 000000-0	XXXXXXXX	XXXXXXXX	
001C44 <sub>H</sub>	PDUT29 [W] H,W	PTMR29	9 [R] H,W	
001C44H	XXXXXXX XXXXXXX	11111111	11111111	PPG29
001С48 <sub>н</sub>	PCN229 [R/W] B,H,W	PSDR29	[R/W] H,W	FFG29
001C46H	000000110	00000000	00000000	
001C4C <sub>H</sub>	PTPC29 [R/W] H,W			
001040H	00000000 00000000		_	
001С50 <sub>Н</sub>	PCN30 [R/W] B,H,W	PCSR30	) [W] H,W	
001000H	0000000 000000-0	XXXXXXX	XXXXXXXX	
001С54 <sub>Н</sub>	PDUT30 [W] H,W		) [R] H,W	
00100 <del>1</del> H	XXXXXXX XXXXXXX		11111111	PPG30
001C58 <sub>H</sub>	PCN230 [R/W] B,H,W		[R/W] H,W	11 600
001000H	000000110	00000000	00000000	
001С5С <sub>н</sub>	PTPC30 [R/W] H,W	_		
001000H	00000000 00000000			
001С60 <sub>н</sub>	PCN31 [R/W] B,H,W		I [W] H,W	
00100011	0000000 000000-0		XXXXXXXX	
001С64 <sub>н</sub>	PDUT31 [W] H,W		1 [R] H,W	
00.00.11	XXXXXXXX XXXXXXXX		11111111	PPG31
001С68 <sub>н</sub>	PCN231 [R/W] B,H,W		[R/W] H,W	1. 65.
00.000	000000110	00000000	00000000	
001С6С <sub>н</sub>	PTPC31 [R/W] H,W	_		
	0000000 0000000			
001С70 <sub>Н</sub>	PCN32 [R/W] B,H,W		2 [W] H,W	
	0000000 00000-0		XXXXXXXX	-
001C74 <sub>H</sub>	PDUT32 [W] H,W		2 [R] H,W	
	XXXXXXXX XXXXXXXX		11111111	PPG32
001С78 <sub>н</sub>	PCN232 [R/W] B,H,W		[R/W] H,W	
20.0.011	000000110	00000000	00000000	-
001С7С <sub>н</sub>	PTPC32 [R/W] H,W	_	_	
11	00000000 00000000			

Document Number: 002-04669 Rev. \*D Page **111** of **254** 



Address	Address offset value / Register name			Dlack
Address	+0 +1	+2	+3	Block
001090	PCN33 [R/W] B,H,W	PCSR33	[W] H,W	
001С80 <sub>н</sub>	0000000 000000-0	XXXXXXX	XXXXXXX	
001001	PDUT33 [W] H,W	PTMR33	3 [R] H,W	
001С84 <sub>н</sub>	XXXXXXXX XXXXXXXX	11111111	11111111	DDC22
004000	PCN233 [R/W] B,H,W	PSDR33	[R/W] H,W	PPG33
001С88 <sub>н</sub>	000000110	00000000	00000000	
001С8С <sub>н</sub>	PTPC33 [R/W] H,W			
001CoCH	00000000 00000000	_	_	
004000	PCN34 [R/W] B,H,W	PCSR34	· [W] H,W	
001С90 <sub>н</sub>	0000000 000000-0	XXXXXXX	XXXXXXX	
001001	PDUT34 [W] H,W	PTMR34	↓[R] H,W	
001С94 <sub>н</sub>	XXXXXXXX XXXXXXXX	11111111	11111111	DDC24
001000	PCN234 [R/W] B,H,W	PSDR34	[R/W] H,W	PPG34
001С98 <sub>н</sub>	000000110	00000000	00000000	
001000	PTPC34 [R/W] H,W			
001С9Сн	00000000 00000000	_	_	
001040	PCN35 [R/W] B,H,W	PCSR35	[W] H,W	
001СА0 <sub>н</sub>	0000000 000000-0	XXXXXXX	XXXXXXX	
004044	PDUT35 [W] H,W	PTMR35	5 [R] H,W	
001СА4 <sub>н</sub>	XXXXXXX XXXXXXX	11111111	11111111	DDC25
004040	PCN235 [R/W] B,H,W	PSDR35	[R/W] H,W	PPG35
001CA8 <sub>н</sub>	000000110	00000000	00000000	
004040	PTPC35 [R/W] H,W			
001САС <sub>н</sub>	0000000 00000000	_	_	
004000	PCN36 [R/W] B,H,W	PCSR36	[W] H,W	
001СВ0 <sub>н</sub>	0000000 000000-0	XXXXXXX	XXXXXXX	
001004	PDUT36 [W] H,W	PTMR36	6 [R] H,W	
001СВ4 <sub>н</sub>	XXXXXXXX XXXXXXXX	11111111	11111111	DDC2C
001000	PCN236 [R/W] B,H,W	PSDR36	[R/W] H,W	PPG36
001СВ8 <sub>н</sub>	000000110	00000000	00000000	
001CBC	PTPC36 [R/W] H,W			
001CBC <sub>H</sub>	00000000 00000000	_	_	
004000	PCN37 [R/W] B,H,W	PCSR37	[W] H,W	
001СС0 <sub>н</sub>	0000000 000000-0	XXXXXXX	XXXXXXXX	
001004	PDUT37 [W] H,W	PTMR37	' [R] H,W	
001СС4 <sub>н</sub>	XXXXXXX XXXXXXX	11111111	11111111	PPG37
001000	PCN237 [R/W] B,H,W	PSDR37	[R/W] H,W	PPG37
001СС8 <sub>н</sub>	000000110	00000000	00000000	
004000	PTPC37 [R/W] H,W			
001ССС <sub>н</sub>	00000000 00000000	_	_	
001000	PCN38 [R/W] B,H,W	PCSR38	[W] H,W	
001CD0 <sub>н</sub>	0000000 000000-0	XXXXXXXX	XXXXXXX	
001CD4 <sub>н</sub>	PDUT38 [W] H,W	PTMR38	3 [R] H,W	
UU I CD4H	XXXXXXXX XXXXXXXX	111111111	11111111	DDC29
001000	PCN238 [R/W] B,H,W	PSDR38 [R/W] H,W		PPG30
001CD8 <sub>н</sub>	000000110	00000000	00000000	
001000	PTPC38 [R/W] H,W			
001CDC <sub>н</sub>	00000000 00000000	_	_	

Document Number: 002-04669 Rev. \*D Page **112** of **254** 



Address	Address offset val	ue / Register name	Plank
Address	+0 +1	+2 +3	Block
001050	PCN39 [R/W] B,H,W	PCSR39 [W] H,W	
001СЕ0 <sub>н</sub>	0000000 000000-0	XXXXXXXX XXXXXXXX	
001051	PDUT39 [W] H,W	PTMR39 [R] H,W	
001CE4 <sub>н</sub>	XXXXXXXX XXXXXXXX	11111111 11111111	DDC20
004050	PCN239 [R/W] B,H,W	PSDR39 [R/W] H,W	PPG39
001СЕ8 <sub>н</sub>	000000110	00000000 00000000	
001050	PTPC39 [R/W] H,W		
001CEC <sub>H</sub>	00000000 00000000		
001CF0 <sub>н</sub>	PCN40 [R/W] B,H,W	PCSR40 [W] H,W	
UUTCFUH	0000000 000000-0	XXXXXXXX XXXXXXXX	
001CF4 <sub>н</sub>	PDUT40 [W] H,W	PTMR40 [R] H,W	
001CF4H	XXXXXXX XXXXXXX	11111111 11111111	PPG40
001CF8 <sub>н</sub>	PCN240 [R/W] B,H,W	PSDR40 [R/W] H,W	PPG40
UUTCFOH	000000110	00000000 00000000	
001CFC <sub>н</sub>	PTPC40 [R/W] H,W		
UUTCFCH	00000000 00000000		
001D00 <sub>н</sub>	PCN41 [R/W] B,H,W	PCSR41 [W] H,W	
00 ID00H	0000000 000000-0	XXXXXXXX XXXXXXXX	
001D04 <sub>H</sub>	PDUT41 [W] H,W	PTMR41 [R] H,W	
001D04H	XXXXXXX XXXXXXX	11111111 11111111	PPG41
001D08 <sub>н</sub>	PCN241 [R/W] B,H,W	PSDR41 [R/W] H,W	FFG41
ООТОООН	000000110	00000000 00000000	
001D0C <sub>H</sub>	PTPC41 [R/W] H,W		
00 ID0CH	00000000 00000000		
001D10 <sub>H</sub>	PCN42 [R/W] B,H,W	PCSR42 [W] H,W	
OOTDTOH	0000000 000000-0	XXXXXXXX XXXXXXXX	
001D14 <sub>Н</sub>	PDUT42 [W] H,W	PTMR42 [R] H,W	
00 1D 14H	XXXXXXX XXXXXXX	11111111 11111111	PPG42
001D18 <sub>H</sub>	PCN242 [R/W] B,H,W	PSDR42 [R/W] H,W	FFG42
OO ID IOH	000000110	00000000 00000000	
001D1C <sub>H</sub>	PTPC42 [R/W] H,W		
OOTDTOH	00000000 00000000		
001D20 <sub>Н</sub>	PCN43 [R/W] B,H,W	PCSR43 [W] H,W	
001D20H	0000000 000000-0	XXXXXXXX XXXXXXXX	
001D24 <sub>H</sub>	PDUT43 [W] H,W	PTMR43 [R] H,W	
001DZ-4H	XXXXXXX XXXXXXX	11111111 11111111	PPG43
001D28 <sub>H</sub>	PCN243 [R/W] B,H,W	PSDR43 [R/W] H,W	11 045
001D20H	000000110	00000000 00000000	
001D2C <sub>н</sub>	PTPC43 [R/W] H,W		
001DZCH	00000000 00000000		
001D30 <sub>н</sub>	PCN44 [R/W] B,H,W	PCSR44 [W] H,W	
00 1D00H	0000000 000000-0	XXXXXXXX XXXXXXX	
001D34 <sub>н</sub>	PDUT44 [W] H,W	PTMR44 [R] H,W	
00 1D0 <del>1</del> H	XXXXXXXX XXXXXXXX	11111111 11111111	PPG44
001D38 <sub>Н</sub>	PCN244 [R/W] B,H,W	PSDR44 [R/W] H,W	11044
HOCALOO	000000110	00000000 00000000	
001D3C <sub>H</sub>	PTPC44 [R/W] H,W		
HOGGIO	00000000 00000000		

Document Number: 002-04669 Rev. \*D Page **113** of **254** 



	Address offset value / Register name						
Address	+0	+1	+2	+3	Block		
001D40	PCN45 [R	W] B,H,W	PCSR45	[W] H,W			
001D40 <sub>H</sub>	00000000	000000-0	XXXXXXX	XXXXXXX			
001D44 <sub>Н</sub>	PDUT45	[W] H,W	PTMR45	5 [R] H,W			
001D44H	XXXXXXXX			11111111	PPG45		
001D48 <sub>н</sub>	PCN245 [R	•	·	[R/W] H,W	11 545		
001B10H	000000		00000000	00000000			
001D4C <sub>H</sub>	PTPC45 [	-	_	_			
	00000000						
001D50 <sub>н</sub>	PCN46 [R	•		[W] H,W			
	00000000			XXXXXXXX	-		
001D54 <sub>Н</sub>	PDUT46			6 [R] H,W			
	XXXXXXXX			11111111	PPG46		
001D58 <sub>Н</sub>	PCN246 [R 000000	- · · · · · · · · · · · · · · · · · · ·	·	[R/W] H,W			
			0000000	00000000	-		
001D5C <sub>н</sub>	PTPC46 [I 00000000	- ·	_	_			
	PCN47 [R/		DCSD47	<u> </u>   [W] H,W			
001D60 <sub>н</sub>	00000000	-		XXXXXXXX			
	PDUT47			7 [R] H,W			
001D64 <sub>н</sub>	XXXXXXXX	• • •		11111111			
	PCN247 [R			[R/W] H,W	PPG47		
001D68 <sub>Н</sub>	000000	•	·	00000000			
	PTPC47 [						
001D6C <sub>н</sub>	00000000	-	_	_			
004070	PCN48 [R/		PCSR48	[W] H,W			
001D70 <sub>Н</sub>	00000000	000000-0		XXXXXXX			
004D74	PDUT48	[W] H,W	PTMR48	3 [R] H,W			
001D74 <sub>Н</sub>	XXXXXXX	XXXXXXX	11111111	11111111	PPG48		
001D78 <sub>H</sub>	PCN248 [R	/W] B,H,W	PSDR48	[R/W] H,W	PPG46		
001D76H	000000	)110	00000000	00000000			
001D7C <sub>H</sub>	PTPC48 [	-	_	_			
001D7 OH	00000000	00000000					
001D80 <sub>Н</sub>	PCN49 [R	=		[W] H,W			
00.20011	00000000			XXXXXXXX	_		
001D84 <sub>н</sub>	PDUT49	• • .		9 [R] H,W			
	XXXXXXXX			11111111	PPG49		
001D88 <sub>H</sub>	PCN249 [R	•	·	[R/W] H,W			
	000000		0000000	00000000 I	-		
001D8C <sub>н</sub>	PTPC49 [ 00000000	-	_	_			
	PCN50 [R/		DCSD50	<u> </u>   [W] H,W			
001D90 <sub>Н</sub>	00000000	- · · · · · · · · · · · · · · · · · · ·		XXXXXXXX			
	PDUT50			) [R] H,W	1		
001D94 <sub>н</sub>	XXXXXXXX			11111111			
001505	PCN250 [R		PSDR50 [R/W] H,W		PPG50		
001D98 <sub>Н</sub>	000000	-		00000000			
004000	PTPC50 [				7		
001D9C <sub>н</sub>	00000000	- ·	_	_			

Document Number: 002-04669 Rev. \*D Page **114** of **254** 



Address	Address offset val	ue / Register name		Plack
Address	+0 +1	+2	+3	Block
001DA0 <sub>H</sub>	PCN51 [R/W] B,H,W	PCSR51	[W] H,W	
UUTDAUH	0000000 000000-0	XXXXXXXX	XXXXXXX	
001DA4 <sub>н</sub>	PDUT51 [W] H,W	PTMR51	I [R] H,W	
001DA4H	XXXXXXXX XXXXXXXX	11111111	11111111	PPG51
001DA8 <sub>H</sub>	PCN251 [R/W] B,H,W	PSDR51	[R/W] H,W	PFG51
00 IDAOH	000000110	00000000	00000000	
001DAC <sub>H</sub>	PTPC51 [R/W] H,W			
OUTDACH	00000000 00000000	_	_	
001DB0 <sub>н</sub>	PCN52 [R/W] B,H,W	PCSR52	? [W] H,W	
00 IDBOH	0000000 000000-0	XXXXXXXX	XXXXXXX	
001DB4 <sub>н</sub>	PDUT52 [W] H,W		2 [R] H,W	
001DD4H	XXXXXXX XXXXXXX		11111111	PPG52
001DB8 <sub>H</sub>	PCN252 [R/W] B,H,W		[R/W] H,W	11 002
ООТВВОН	000000110	00000000	00000000	
001DBC <sub>н</sub>	PTPC52 [R/W] H,W	_	_	
00 I D B C H	00000000 00000000			
001DC0 <sub>H</sub>	PCN53 [R/W] B,H,W	PCSR53	3 [W] H,W	
OOTDOOH	0000000 000000-0		XXXXXXX	
001DC4 <sub>H</sub>	PDUT53 [W] H,W		3 [R] H,W	
001D04H	XXXXXXX XXXXXXX		11111111	PPG53
001DC8 <sub>н</sub>	PCN253 [R/W] B,H,W		[R/W] H,W	11 000
OOTDOOR	000000110	00000000	00000000	
001DCC <sub>H</sub>	PTPC53 [R/W] H,W	_	_	
001DOOH	00000000 00000000			
001DD0 <sub>H</sub>	PCN54 [R/W] B,H,W		[W] H,W	
001220H	0000000 000000-0		XXXXXXXX	
001DD4 <sub>н</sub>	PDUT54 [W] H,W		↓ [R] H,W	
OO IBB IH	XXXXXXXX XXXXXXXX		11111111	PPG54
001DD8 <sub>H</sub>	PCN254 [R/W] B,H,W		[R/W] H,W	11.001
001220H	000000110	00000000	00000000	
001DDC <sub>н</sub>	PTPC54 [R/W] H,W	_	_	
	00000000 00000000			
001DE0 <sub>н</sub>	PCN55 [R/W] B,H,W		5 [W] H,W	
	0000000 000000-0		XXXXXXX	
001DE4 <sub>н</sub>	PDUT55 [W] H,W		5 [R] H,W	
	XXXXXXXX XXXXXXXX		11111111	PPG55
001DE8 <sub>H</sub>	PCN255 [R/W] B,H,W		[R/W] H,W	
	000000110	00000000	00000000	
001DEC <sub>H</sub>	PTPC55 [R/W] H,W	_	_	
	0000000 0000000			
001DF0 <sub>H</sub>	PCN56 [R/W] B,H,W		5 [W] H,W	
	0000000 000000-0		XXXXXXXX	
001DF4 <sub>H</sub>	PDUT56 [W] H,W		6 [R] H,W	
''	XXXXXXXX XXXXXXX		11111111	PPG56
001DF8 <sub>н</sub>	PCN256 [R/W] B,H,W	- · · ·		
	000000110	00000000	00000000	
001DFC <sub>H</sub>	PTPC56 [R/W] H,W	_	_	
- 41	00000000 00000000			

Document Number: 002-04669 Rev. \*D Page **115** of **254** 



Address	Address offset val	lue / Register name		Plack
Address	+0 +1	+2	+3	Block
001E00 <sub>H</sub>	PCN57 [R/W] B,H,W	PCSR57	[W] H,W	
00 IEOOH	0000000 000000-0	XXXXXXXX	XXXXXXX	
001E04 <sub>н</sub>	PDUT57 [W] H,W	PTMR57	' [R] H,W	
001E04H	XXXXXXXX XXXXXXXX	11111111	11111111	PPG57
001E08 <sub>H</sub>	PCN257 [R/W] B,H,W	PSDR57	[R/W] H,W	PFG57
00 IEOOH	000000110	00000000	00000000	
001E0C <sub>H</sub>	PTPC57 [R/W] H,W			
OOTLOCH	00000000 00000000	_	_	
001Е10 <sub>н</sub>	PCN58 [R/W] B,H,W	PCSR58	[W] H,W	
OO IL IOH	0000000 000000-0	XXXXXXXX	XXXXXXX	
001E14 <sub>H</sub>	PDUT58 [W] H,W		3 [R] H,W	
001L14H	XXXXXXX XXXXXXX		11111111	PPG58
001E18 <sub>H</sub>	PCN258 [R/W] B,H,W		R/W] H,W	11 000
OOTETOH	000000110	00000000	00000000	
001E1C <sub>н</sub>	PTPC58 [R/W] H,W	_	_	
OOTETOH	00000000 00000000			
001E20 <sub>H</sub>	PCN59 [R/W] B,H,W	PCSR59	[W] H,W	
OOTLZOH	00000000 000000-0		XXXXXXX	
001E24 <sub>H</sub>	PDUT59 [W] H,W		(R] H,W	
OO ILZ-IH	XXXXXXX XXXXXXX		11111111	PPG59
001E28 <sub>н</sub>	PCN259 [R/W] B,H,W	·	R/W] H,W	11 000
00 ILZOH	000000110	00000000	00000000	
001E2C <sub>H</sub>	PTPC59 [R/W] H,W	_	_	
OUTLZOH	00000000 00000000			
001E30 <sub>H</sub>	PCN60 [R/W] B,H,W		[W] H,W	
001200H	0000000 000000-0		XXXXXXXX	
001Е34 <sub>Н</sub>	PDUT60 [W] H,W		(R] H,W	
001201H	XXXXXXXX XXXXXXXX		11111111	PPG60
001Е38 <sub>н</sub>	PCN260 [R/W] B,H,W		R/W] H,W	11 330
001200H	000000110	00000000	00000000	
001Е3С <sub>н</sub>	PTPC60 [R/W] H,W	_	_	
	00000000 00000000			
001E40 <sub>н</sub>	PCN61 [R/W] B,H,W		[W] H,W	
	0000000 000000-0		XXXXXXX	-
001E44 <sub>H</sub>	PDUT61 [W] H,W		[R] H,W	
	XXXXXXXX XXXXXXXX		11111111	PPG61
001E48 <sub>H</sub>	PCN261 [R/W] B,H,W	·	[R/W] H,W	
	000000110	00000000	0000000	-
001E4C <sub>н</sub>	PTPC61 [R/W] H,W	_	_	
	0000000 0000000			
001E50 <sub>н</sub>	PCN62 [R/W] B,H,W		[W] H,W	
- '	0000000 00000-0		XXXXXXXX	-
001E54 <sub>H</sub>	PDUT62 [W] H,W		? [R] H,W	
	XXXXXXXX XXXXXXXX	11111111 11111111 PPG		PPG62
001E58 <sub>н</sub>	PCN262 [R/W] B,H,W	·	[R/W] H,W	
-	000000110	00000000	00000000	-
001E5C <sub>н</sub>	PTPC62 [R/W] H,W	_	_	
	00000000 00000000			

Document Number: 002-04669 Rev. \*D Page **116** of **254** 



	Address offset value / Register name					
Address	+0	+1	+2	+3	Block	
001E60 <sub>H</sub>	PCN63 [R/	W] B,H,W	PCSR63	[W] H,W		
OOTEOOH	00000000	000000-0	XXXXXXX	XXXXXXX		
001E64 <sub>Н</sub>	PDUT63	[W] H,W	PTMR63	· ·		
001E04H	XXXXXXXX			11111111	PPG63	
001E68 <sub>н</sub>	PCN263 [R	- · · · · · · · · · · · · · · · · · · ·	-	[R/W] H,W	11 000	
001200H	000000		00000000	00000000		
001E6C <sub>н</sub>	PTPC63 [I	-	_	_		
00.20011	00000000					
001E70 <sub>н</sub>	PCN64 [R/	• ' '		[W] H,W		
33.2.3	00000000			XXXXXXX		
001E74 <sub>H</sub>	PDUT64			IR] H,W		
	XXXXXXXX			11111111	PPG64	
001E78 <sub>н</sub>	PCN264 [R	- · · · · · · · · · · · · · · · · · · ·	-	[R/W] H,W		
	000000		00000000	00000000	_	
001E7C <sub>н</sub>	PTPC64 [I	• •		_		
	00000000					
001E80 <sub>н</sub>	PCN65 [R/	-		[W] H,W		
	00000000			XXXXXXXX	_	
001E84 <sub>н</sub>	PDUT65			5 [R] H,W		
	XXXXXXXX			11111111	PPG65	
001E88 <sub>н</sub>	PCN265 [R	- · · · · · · · · · · · · · · · · · · ·		[R/W] H,W		
	000000		00000000	00000000	-	
001E8C <sub>н</sub>	PTPC65 [I	-	_	_		
	00000000		DCCDCC			
001E90 <sub>н</sub>	PCN66 [R/	-		[W] H,W		
	00000000			XXXXXXXX	<del> </del>	
001E94 <sub>н</sub>	PDUT66 XXXXXXXX			S [R] H,W 11111111		
	PCN266 [R			[R/W] H,W	PPG66	
001E98 <sub>H</sub>	000000	- · · · · · · · · · · · · · · · · · · ·		00000000		
	PTPC66 [I		0000000	0000000	1	
001E9C <sub>н</sub>	00000000	-	_	_		
	PCN67 [R/		PCSR67	[W] H,W		
001EA0 <sub>H</sub>	00000000	=		XXXXXXXX		
	PDUT67			' [R] H,W		
001EA4 <sub>н</sub>	XXXXXXXX			11111111		
	PCN267 [R			R/W] H,W	PPG67	
001EA8 <sub>Н</sub>	000000	- · · · · · · · · · · · · · · · · · · ·	-	00000000		
	PTPC67 [I					
001EAC <sub>н</sub>	00000000	-	_	_		
004550	PCN68 [R/		PCSR68	[W] H,W		
001EB0 <sub>н</sub>	00000000	- · · · · · · · · · · · · · · · · · · ·		XXXXXXXX		
004554	PDUT68			3 [R] H,W	7	
001EB4 <sub>н</sub>	XXXXXXXX			11111111	DDCCC	
004500	PCN268 [R	2/W] B,H,W	PSDR68 [R/W] H,W		PPG68	
001EB8 <sub>н</sub>	000000	- · · · · · · · · · · · · · · · · · · ·		00000000		
001EBC	PTPC68 [I	R/W] H,W				
001EBC <sub>H</sub>	00000000	00000000	_			

Document Number: 002-04669 Rev. \*D Page **117** of **254** 



Address		ue / Register name		Block
Address	+0 +1	+2	+3	Block
001EC0 <sub>H</sub>	PCN69 [R/W] B,H,W	PCSR69	[W] H,W	
OUTECOH	0000000 000000-0	XXXXXXXX	XXXXXXX	]
001EС4 <sub>н</sub>	PDUT69 [W] H,W	PTMR69	[R] H,W	
001EC4H	XXXXXXXX XXXXXXXX	11111111	11111111	PPG69
001EC8 <sub>H</sub>	PCN269 [R/W] B,H,W	PSDR69 [F	R/W] H,W	FFG09
OUTECOH	000000110	00000000	00000000	
001ECC <sub>H</sub>	PTPC69 [R/W] H,W			
OUTLOOH	00000000 00000000			
001ED0 <sub>н</sub>	PCN70 [R/W] B,H,W	PCSR70	[W] H,W	
OUTLDON	0000000 000000-0	XXXXXXXX	XXXXXXX	
001ED4 <sub>н</sub>	PDUT70 [W] H,W	PTMR70	[R] H,W	
001LD4H	XXXXXXX XXXXXXX	11111111		PPG70
001ED8 <sub>н</sub>	PCN270 [R/W] B,H,W	PSDR70 [F	- · · · · · · · · · · · · · · · · · · ·	11070
OOTEDOR	000000110	00000000	00000000	
001EDC <sub>н</sub>	PTPC70 [R/W] H,W	_	_	
OOTEDOR	00000000 00000000			
001EE0 <sub>H</sub>	PCN71 [R/W] B,H,W	PCSR71	[W] H,W	
OOTELOH	0000000 000000-0	XXXXXXXX		
001EE4 <sub>H</sub>	PDUT71 [W] H,W	PTMR71	• • '	
001221 <sub>H</sub>	XXXXXXXX XXXXXXXX	11111111		PPG71
001EE8 <sub>н</sub>	PCN271 [R/W] B,H,W	PSDR71 [F	- · · · · · · · · · · · · · · · · · · ·	11 37 1
COTELOR	000000110	00000000	00000000	1
001EEC <sub>H</sub>	PTPC71 [R/W] H,W	_	_	
OUTLLON	00000000 00000000			
001EF0 <sub>н</sub>	PCN72 [R/W] B,H,W	PCSR72		
33.2.3	0000000 000000-0	XXXXXXXX		
001EF4 <sub>н</sub>	PDUT72 [W] H,W	PTMR72		
33.2,,	XXXXXXXX XXXXXXXX	11111111		PPG72
001EF8 <sub>H</sub>	PCN272 [R/W] B,H,W	PSDR72 [F	- · · · · · · · · · · · · · · · · · · ·	
	000000110	00000000	00000000	_
001EFC <sub>H</sub>	PTPC72 [R/W] H,W	_	_	
	0000000 0000000			
001F00 <sub>н</sub>	PCN73 [R/W] B,H,W	PCSR73		
	0000000 00000-0	XXXXXXXXX		4
001F04 <sub>н</sub>	PDUT73 [W] H,W	PTMR73		
	XXXXXXXX XXXXXXXX	11111111		PPG73
001F08 <sub>н</sub>	PCN273 [R/W] B,H,W	PSDR73 [F		
	000000110	00000000	00000000	-
001F0C <sub>н</sub>	PTPC73 [R/W] H,W	_	_	
	00000000 00000000	D00D= 1	DA/1     \A/	
001F10 <sub>н</sub>	PCN74 [R/W] B,H,W	PCSR74	= =	
	00000000 000000-0	XXXXXXXXX		-
001F14 <sub>H</sub>	PDUT74 [W] H,W	PTMR74		
	XXXXXXXX XXXXXXXX	11111111		PPG74
001F18 <sub>Н</sub>	PCN274 [R/W] B,H,W	PSDR74 [F	- · · · · · · · · · · · · · · · · · · ·	
+	000000110	00000000	00000000	1
001F1С <sub>н</sub>	PTPC74 [R/W] H,W	_	_	
	00000000 00000000			

Document Number: 002-04669 Rev. \*D Page **118** of **254** 



Address		ue / Register name	Block
Address	+0 +1	+2 +3	Вюск
001530	PCN75 [R/W] B,H,W	PCSR75 [W] H,W	
001F20 <sub>H</sub>	0000000 000000-0	XXXXXXXX XXXXXXXX	
004504	PDUT75 [W] H,W	PTMR75 [R] H,W	
001F24 <sub>Н</sub>	XXXXXXXX XXXXXXXX	1111111 1111111	DD075
004500	PCN275 [R/W] B,H,W	PSDR75 [R/W] H,W	PPG75
001F28 <sub>H</sub>	000000110	00000000 00000000	
001530	PTPC75 [R/W] H,W		
001F2C <sub>н</sub>	00000000 00000000		
004530	PCN76 [R/W] B,H,W	PCSR76 [W] H,W	
001F30 <sub>н</sub>	0000000 000000-0	XXXXXXXX XXXXXXXX	
004534	PDUT76 [W] H,W	PTMR76 [R] H,W	
001F34 <sub>H</sub>	XXXXXXXX XXXXXXXX	11111111 11111111	DDC70
001530	PCN276 [R/W] B,H,W	PSDR76 [R/W] H,W	PPG76
001F38 <sub>н</sub>	000000110	00000000 00000000	
004536	PTPC76 [R/W] H,W		
001F3C <sub>н</sub>	00000000 00000000		
001540	PCN77 [R/W] B,H,W	PCSR77 [W] H,W	
001F40 <sub>H</sub>	0000000 000000-0	XXXXXXXX XXXXXXXX	
001544	PDUT77 [W] H,W	PTMR77 [R] H,W	
001F44 <sub>H</sub>	XXXXXXXX XXXXXXXX	11111111 11111111	PPG77
004540	PCN277 [R/W] B,H,W	PSDR77 [R/W] H,W	PPG//
001F48 <sub>н</sub>	000000110	00000000 00000000	
001540	PTPC77 [R/W] H,W		
001F4C <sub>н</sub>	00000000 00000000		
001F50 <sub>Н</sub>	PCN78 [R/W] B,H,W	PCSR78 [W] H,W	
001F30H	0000000 000000-0	XXXXXXXX XXXXXXXX	
001F54 <sub>Н</sub>	PDUT78 [W] H,W	PTMR78 [R] H,W	
001F34H	XXXXXXX XXXXXXX	11111111 11111111	PPG78
001F58 <sub>H</sub>	PCN278 [R/W] B,H,W	PSDR78 [R/W] H,W	PFG/6
00 11 30 <sub>H</sub>	000000110	00000000 00000000	
001F5C <sub>н</sub>	PTPC78 [R/W] H,W		
001F3CH	00000000 00000000		
001F60 <sub>н</sub>	PCN79 [R/W] B,H,W	PCSR79 [W] H,W	
OUTFOUR	0000000 000000-0	XXXXXXXX XXXXXXXX	
001F64 <sub>н</sub>	PDUT79 [W] H,W	PTMR79 [R] H,W	
0011-04 <sub>H</sub>	XXXXXXXX XXXXXXXX	11111111 11111111	PPG79
001F68 <sub>H</sub>	PCN279 [R/W] B,H,W	PSDR79 [R/W] H,W	FFG79
OO IFOOH	000000110	00000000 00000000	
001F6C <sub>н</sub>	PTPC79 [R/W] H,W		
UUTFOCH	00000000 00000000		
001F70 <sub>H</sub>	PCN80 [R/W] B,H,W	PCSR80 [W] H,W	
OU IF / UH	0000000 000000-0	XXXXXXXX XXXXXXX	
001F74 <sub>H</sub>	PDUT80 [W] H,W	PTMR80 [R] H,W	
00 H-74H	XXXXXXXX XXXXXXXX	11111111 11111111	PPG80
001F78 <sub>Н</sub>	PCN280 [R/W] B,H,W	PSDR80 [R/W] H,W	FFGOU
OU IF / OH	000000110	00000000 00000000	
001F7C <sub>H</sub>	PTPC80 [R/W] H,W	_	
OUTI / CH	00000000 00000000	_   _	

Document Number: 002-04669 Rev. \*D Page **119** of **254** 



Address	Address offset val	Plack			
Address	+0 +1	+2	+3	Block	
001F80 <sub>н</sub>	PCN81 [R/W] B,H,W	PCSR81	[W] H,W		
UUTFOUH	0000000 000000-0	XXXXXXXX	XXXXXXX		
001F84 <sub>H</sub>	PDUT81 [W] H,W	PTMR81	I [R] H,W		
0011-04 <sub>H</sub>	XXXXXXX XXXXXXX	11111111	11111111	PPG81	
001F88 <sub>H</sub>	PCN281 [R/W] B,H,W	PSDR81	[R/W] H,W	PFG61	
00 11 00H	000000110	00000000	00000000		
001F8С <sub>н</sub>	PTPC81 [R/W] H,W				
0011 0CH	00000000 00000000	_	_		
001F90 <sub>н</sub>	PCN82 [R/W] B,H,W	PCSR82	? [W] H,W		
00 11 90H	0000000 000000-0	XXXXXXXX	XXXXXXX		
001F94 <sub>H</sub>	PDUT82 [W] H,W	PTMR82	2 [R] H,W		
00 11 9-4 <sub>H</sub>	XXXXXXX XXXXXXX		11111111	PPG82	
001F98 <sub>H</sub>	PCN282 [R/W] B,H,W	PSDR82	[R/W] H,W	11 002	
00 11 30H	000000110	00000000	00000000		
001F9C <sub>н</sub>	PTPC82 [R/W] H,W	_	_		
0011 30H	00000000 00000000	<del></del>			
001FA0 <sub>H</sub>	PCN83 [R/W] B,H,W	PCSR83	3 [W] H,W		
00 11 7 to <sub>H</sub>	0000000 000000-0		XXXXXXX		
001FA4 <sub>H</sub>	PDUT83 [W] H,W	PTMR83 [R] H,W			
00 11 7 CTH	XXXXXXX XXXXXXXX 11111111 11111111			PPG83	
001FA8 <sub>н</sub>	PCN283 [R/W] B,H,W PSDR83 [R/W] H,W				
OO II AOH	000000110 00000000 00000000				
001FAC <sub>H</sub>	PTPC83 [R/W] H,W	_	_		
OO II AOH	00000000 00000000				
001FB0 <sub>H</sub>	PCN84 [R/W] B,H,W		[W] H,W		
00 11 B0H	0000000 000000-0		XXXXXXXX		
001FB4 <sub>Н</sub>	PDUT84 [W] H,W		↓ [R] H,W		
0011 B 1H	XXXXXXXX XXXXXXXX		11111111	PPG84	
001FB8 <sub>H</sub>	PCN284 [R/W] B,H,W	· '	[R/W] H,W	11.551	
00 11 BOH	000000110	00000000	00000000		
001FBC <sub>H</sub>	PTPC84 [R/W] H,W	_	_		
	00000000 00000000				
001FC0 <sub>н</sub>	PCN85 [R/W] B,H,W		5 [W] H,W		
	0000000 000000-0		XXXXXXX		
001FС4 <sub>н</sub>	PDUT85 [W] H,W		5 [R] H,W		
	XXXXXXXX XXXXXXXX		11111111	PPG85	
001FC8 <sub>н</sub>	PCN285 [R/W] B,H,W	· '	[R/W] H,W		
	000000110	00000000	00000000		
001FCC <sub>н</sub>	PTPC85 [R/W] H,W	_	_		
	0000000 0000000		<u> </u> 5 [W] H,W		
001FD0 <sub>н</sub>	PCN86 [R/W] B,H,W				
•	0000000 00000-0				
001FD4 <sub>H</sub>	PDUT86 [W] H,W		6 [R] H,W		
	XXXXXXX XXXXXXXX 11111111 11111111		PPG86		
001FD8 <sub>н</sub>	PCN286 [R/W] B,H,W	PSDR86 [R/W] H,W		- <del>-</del> -	
**	000000110	00000000	00000000	-	
001FDC <sub>H</sub>	PTPC86 [R/W] H,W				
	00000000 00000000				

Document Number: 002-04669 Rev. \*D Page **120** of **254** 



Addroop	Address offset value / Register name				Pleak
Address	+0	+1	+2 +3		Block
004550	PCN87 [R	/W] B,H,W	PCSR87	[W] H,W	
001FE0 <sub>н</sub>	00000000	000000-0	XXXXXXX	XXXXXXX	
004554	PDUT87	[W] H,W	PTMR87	' [R] H,W	
001FE4 <sub>н</sub>	XXXXXXXX XXXXXXXX		1111111 1111111		DD 007
004550	PCN287 [F	R/W] B,H,W	PSDR87	[R/W] H,W	PPG87
001FE8 <sub>н</sub>	000000	O110	00000000	00000000	
004550	PTPC87 [	R/W] H,W			
001FEC <sub>н</sub>	00000000 00000000		_	_	
001FF0 <sub>н</sub>					
to	_	_	_	_	Reserved
001FFC <sub>н</sub>					

Document Number: 002-04669 Rev. \*D Page **121** of **254** 



Address		Address offset	value / Register name		Block
Address	+0	+1	+2	+3	BIOCK
002000 <sub>H</sub>	CTRLR0 [F 0	R/W] B,H,W 00-0001	STATR0 [R 0	-	
002004н	ERRCNT0 [R] B,H,W 00000000 00000000		BTR0 [R/ -0100011	<b>■</b> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
002008 <sub>H</sub>	INTR0 [F	R] B,H,W 00000000	TESTR0 [F X	R/W] B,H,W	
00200C <sub>H</sub>	BRPER0 [F	R/W] B,H,W 0000	_	_	
002010н	IF1CREQ0   00	[R/W] B,H,W 0000001	IF1CMSK0 [	-	
002014 <sub>H</sub>	IF1MSK20 [ 11-11111	R/W] B,H,W 11111111	IF1MSK10 [ 11111111	- · · · · · · · · · · · · · · · · · · ·	
002018 <sub>H</sub>	IF1ARB20 [ 00000000	R/W] B,H,W 00000000	IF1ARB10 [ 00000000		
00201C <sub>H</sub>	IF1MCTR0   00000000	[R/W] B,H,W 0 00000	_	_	
002020 <sub>H</sub>	IF1DTA10 [ 00000000	R/W] B,H,W 00000000	IF1DTA20 [I 00000000	- · · · · · · · · · · · · · · · · · · ·	
002024 <sub>H</sub>	IF1DTB10 [R/W] B,H,W 00000000 00000000		IF1DTB20 [ 00000000		
002028 <sub>H</sub>	_	_	_	1	
00202C <sub>H</sub>	_	_	_		CANO
002030 <sub>н</sub> ,	Reserved (IF1 data mirror)		CAN0 (128msb)		
002034 <sub>H</sub>	Reserved (IFT data millor)		(12011150)		
002038 <sub>H</sub>	_	_	_	_	
00203C <sub>H</sub>	_	<u> </u>			
002040 <sub>H</sub>	IF2CREQ0   00	[R/W] B,H,W 0000001	IF2CMSK0 [ 0	-	
002044н	IF2MSK20 [ 11-11111	R/W] B,H,W 11111111	IF2MSK10 [ 11111111	- · · · · · · · · · · · · · · · · · · ·	
002048 <sub>H</sub>	-	R/W] B,H,W 00000000	IF2ARB10 [ 00000000	- · · · · · · · · · · · · · · · · · · ·	
00204C <sub>H</sub>	IF2MCTR0   00000000	[R/W] B,H,W 0 00000	_	_	
002050 <sub>Н</sub>	IF2DTA10 [R/W] B,H,W 00000000 00000000		IF2DTA20 [I 00000000	R/W] B,H,W 00000000	
002054 <sub>H</sub>	IF2DTB10 [R/W] B,H,W 00000000 00000000		IF2DTB20 [ 00000000	R/W] B,H,W 00000000	
002058 <sub>н</sub>	_			_	
00205Сн	_		_	_	
002060 <sub>H</sub> , 002064 <sub>H</sub>		Reserved	(IF2 data mirror)		
002068 <sub>H</sub> to 00207C <sub>H</sub>			_		

Document Number: 002-04669 Rev. \*D Page **122** of **254** 



A al al	Address offset va	Address offset value / Register name			
Address	+0 +1	+2 +3	Block		
000000	TREQR20 [R] B,H,W	TREQR10 [R] B,H,W			
002080 <sub>н</sub>	0000000 00000000	00000000 00000000			
000004	TREQR40 [R] B,H,W	TREQR30 [R] B,H,W			
002084н	0000000 00000000	00000000 00000000			
000000	TREQR60 [R] B,H,W	TREQR50 [R] B,H,W			
002088 <sub>Н</sub>	00000000 00000000	00000000 00000000			
000000	TREQR80 [R] B,H,W	TREQR70 [R] B,H,W			
00208С <sub>н</sub>	00000000 00000000	00000000 00000000			
000000	NEWDT20 [R] B,H,W	NEWDT10 [R] B,H,W			
002090н	00000000 00000000	00000000 00000000			
002004	NEWDT40 [R] B,H,W	NEWDT30 [R] B,H,W			
002094н	00000000 00000000	00000000 00000000			
002008	NEWDT60 [R] B,H,W	NEWDT50 [R] B,H,W			
002098н	00000000 00000000	00000000 00000000			
002000	NEWDT80 [R] B,H,W	NEWDT80 [R] B,H,W NEWDT70 [R] B,H,W			
00209Сн	00000000 00000000	00000000 00000000			
0020A0 <sub>н</sub>	INTPND20 [R] B,H,W	INTPND10 [R] B,H,W	CAN0		
UUZUAU <sub>H</sub>	00000000 00000000	00000000 00000000	(128msb)		
0020A4 <sub>H</sub>	INTPND40 [R] B,H,W	INTPND40 [R] B,H,W INTPND30 [R] B,H,W			
0020A4 <sub>H</sub>	00000000 00000000	00000000 00000000			
0020A8 <sub>н</sub>	INTPND60 [R] B,H,W	INTPND50 [R] B,H,W			
UUZUAOH	00000000 00000000	00000000 00000000			
0020AC <sub>н</sub>	INTPND80 [R] B,H,W	INTPND70 [R] B,H,W			
0020ACH	00000000 00000000	00000000 00000000			
0020B0 <sub>н</sub>	MSGVAL20 [R] B,H,W	MSGVAL10 [R] B,H,W			
0020B0H	00000000 00000000	00000000 00000000			
0020В4 <sub>Н</sub>	MSGVAL40 [R] B,H,W	MSGVAL30 [R] B,H,W			
0020B4H	00000000 00000000	00000000 00000000			
0020B8 <sub>H</sub>	MSGVAL60 [R] B,H,W	MSGVAL50 [R] B,H,W			
0020B0H	00000000 00000000	00000000 00000000			
0020BC <sub>н</sub>	MSGVAL80 [R] B,H,W	MSGVAL70 [R] B,H,W			
	00000000 00000000	00000000 00000000			
0020С0н					
to		_			
0020FC <sub>н</sub>					

Document Number: 002-04669 Rev. \*D Page **123** of **254** 



Address	Address	offset value / Register name	Block
Address	+0 +1	+2 +3	Віоск
002100 <sub>н</sub>	CTRLR1 [R/W] B,H,W 000-0001	STATR1 [R/W] B,H,W 00000000	
002104н	ERRCNT1 [R] B,H,W 00000000 00000000	BTR1 [R/W] B,H,W -0100011 00000001	
002108 <sub>H</sub>	INTR1 [R] B,H,W 00000000 00000000	TESTR1 [R/W] B,H,W X00000	
00210С <sub>н</sub>	BRPER1 [R/W] B,H,W 0000		
002110н	IF1CREQ1 [R/W] B,H,W 0 00000001	IF1CMSK1 [R/W] B,H,W 00000000	
002114 <sub>H</sub>	IF1MSK21 [R/W] B,H,W 11-11111 11111111	IF1MSK11 [R/W] B,H,W 11111111 11111111	
002118 <sub>H</sub>	IF1ARB21 [R/W] B,H,W 00000000 00000000	IF1ARB11 [R/W] B,H,W 00000000 00000000	
00211C <sub>H</sub>	IF1MCTR1 [R/W] B,H,W 00000000 00000		
002120 <sub>H</sub>	IF1DTA11 [R/W] B,H,W 00000000 00000000	IF1DTA21 [R/W] B,H,W 00000000 00000000	
002124 <sub>H</sub>	IF1DTB11 [R/W] B,H,W 00000000 00000000	IF1DTB21 [R/W] B,H,W 00000000 00000000	
002128 <sub>Н</sub>			
00212C <sub>H</sub>			CAN1
002130 <sub>н</sub> ,	Pac	served (IF1 data mirror)	(128msb)
002134 <sub>H</sub>		Reserved (IFT data militor)	
002138 <sub>Н</sub>			
00213С <sub>н</sub>			
002140н	IF2CREQ1 [R/W] B,H,W 0 00000001	IF2CMSK1 [R/W] B,H,W 00000000	
002144н	IF2MSK21 [R/W] B,H,W 11-11111 11111111	IF2MSK11 [R/W] B,H,W 11111111 11111111	
002148 <sub>н</sub>	IF2ARB21 [R/W] B,H,W 00000000 00000000	IF2ARB11 [R/W] B,H,W 00000000 00000000	
00214C <sub>H</sub>	IF2MCTR1 [R/W] B,H,W 00000000 00000		
002150н	IF2DTA11 [R/W] B,H,W 00000000 00000000	IF2DTA21 [R/W] B,H,W 00000000 00000000	
002154 <sub>Н</sub>	IF2DTB11 [R/W] B,H,W         IF2DTB21 [R/W] B,H,W           00000000 00000000         00000000 00000000		
002158 <sub>H</sub>			
00215С <sub>н</sub>			
002160 <sub>H</sub> , 002164 <sub>H</sub>	Res	served (IF2 data mirror)	
002168 <sub>H</sub> to 00217C <sub>H</sub>		<del>-</del>	

Document Number: 002-04669 Rev. \*D Page **124** of **254** 



Address	Address offset value / Register name			Block	
Address	+0 +1 +2 +3				BIOCK
002180 <sub>н</sub>	TREQR21	[R] B,H,W	TREQR11	[R] B,H,W	
002160H	00000000 00000000 000000000 000000000				
002184 <sub>Н</sub>	TREQR41	[R] B,H,W	TREQR31	[R] B,H,W	
002104H	00000000	0000000	00000000	00000000	
002100	TREQR61	[R] B,H,W	TREQR51	[R] B,H,W	
002188 <sub>Н</sub>	00000000	0000000	00000000	00000000	
00218С <sub>н</sub>	TREQR81	[R] B,H,W	TREQR71	[R] B,H,W	
002 TOCH	00000000	0000000	00000000	00000000	
002100	NEWDT21	[R] B,H,W	NEWDT11	[R] B,H,W	
002190н	00000000	00000000	00000000	00000000	
002194 <sub>н</sub>	NEWDT41	[R] B,H,W	NEWDT31	I [R] B,H,W	
002194 <sub>H</sub>	00000000	0000000	00000000	00000000	
002198 <sub>н</sub>	NEWDT61	[R] B,H,W	NEWDT51	I [R] B,H,W	
002196H	00000000	0000000	00000000	00000000	
000400	NEWDT81	[R] B,H,W	NEWDT71	I [R] B,H,W	
00219Сн	00000000	0000000	00000000	00000000	
002140	INTPND21 [R] B,H,W		INTPND11	[R] B,H,W	CAN1
0021A0 <sub>н</sub>	00000000	0000000	00000000	00000000	(128msb)
0021A4 <sub>H</sub>	INTPND41	[R] B,H,W	INTPND31	I [R] B,H,W	(120HSD)
002 IA4 <sub>H</sub>	00000000	0000000	00000000	00000000	
002149	INTPND61	[R] B,H,W	INTPND51	I [R] B,H,W	
0021A8 <sub>н</sub>	00000000	00000000	00000000	00000000	
002140	INTPND81	[R] B,H,W	INTPND71	I [R] B,H,W	
0021AC <sub>н</sub>	00000000	0000000	00000000	00000000	
002480	MSGVAL21	[R] B,H,W	MSGVAL1	1 [R] B,H,W	
0021B0 <sub>н</sub>	00000000	0000000	00000000	00000000	
0004D4	MSGVAL41	[R] B,H,W	MSGVAL3	1 [R] B,H,W	
0021В4 <sub>Н</sub>	0000000 0000000 00000000				
0024D0	MSGVAL61 [R] B,H,W MSGVAL51 [R] B,H,W				
0021B8 <sub>н</sub>	00000000	0000000	00000000	00000000	
0021BC	MSGVAL81	[R] B,H,W	MSGVAL7	1 [R] B,H,W	
0021BC <sub>н</sub>	00000000	0000000	00000000	00000000	
0021C0 <sub>н</sub>					
to			_		
0021FC <sub>н</sub>					

Document Number: 002-04669 Rev. \*D Page **125** of **254** 



Address		Address offset va	lue / Register name		Disale
Address	+0	+1	+2	+3	Block
002200 <sub>н</sub>	-	R/W] B,H,W	=	R/W] B,H,W 0000000	
002204 <sub>H</sub>	000-0001 ERRCNT2 [R] B,H,W		BTR2 [R/	W] B,H,W	
002204A		00000000	-0100011		
002208 <sub>H</sub>	-	지 B,H,W 00000000	_	R/W] B,H,W (00000	
00220C <sub>H</sub>	-	R/W] B,H,W 0000	_	_	
002210 <sub>H</sub>		[R/W] B,H,W 0000001		[R/W] B,H,W 0000000	
002214 <sub>H</sub>		[R/W] B,H,W 11111111	IF1MSK12 [ 11111111	[R/W] B,H,W 11111111	
002218 <sub>H</sub>	-	R/W] B,H,W 00000000		R/W] B,H,W 00000000	
00221C <sub>н</sub>		[R/W] B,H,W 0 00000	_	_	
002220 <sub>H</sub>	-	R/W] B,H,W 00000000	IF1DTA22 [R/W] B,H,W 00000000 00000000		
002224 <sub>H</sub>	IF1DTB12 [R/W] B,H,W 00000000 00000000		-	R/W] B,H,W 00000000	
002228н	_	_	_	_	
00222С <sub>н</sub>	_	_	_	_	CANIC
002230 <sub>H</sub> , 002234 <sub>H</sub>		Reserved (IF	F1 data mirror)		CAN2 (128msb)
002238 <sub>Н</sub>	_	_	_	_	
00223C <sub>H</sub>	_	_	_	_	
002240 <sub>H</sub>		[R/W] B,H,W 0000001		[R/W] B,H,W 0000000	
002244н		[R/W] B,H,W 11111111	IF2MSK12 [ 11111111	R/W] B,H,W 11111111	
002248 <sub>H</sub>		R/W] B,H,W 00000000	-	R/W] B,H,W 00000000	
00224С <sub>Н</sub>	IF2MCTR2 [R/W] B,H,W 00000000 00000		_	_	
002250н	IF2DTA12 [R/W] B,H,W 00000000 00000000		-	R/W] B,H,W 00000000	
002254н	IF2DTB12 [	IF2DTB12 [R/W] B,H,W		_	
002258 <sub>Н</sub>	_	_	_	_	
00225С <sub>Н</sub>				_	
002260 <sub>н</sub> , 002264 <sub>н</sub>		Reserved (IF	2 data mirror)		
002268 <sub>H</sub> to 00227C <sub>H</sub>		-	_		

Document Number: 002-04669 Rev. \*D Page **126** of **254** 



Address	Address offset va	Block		
Address	+0 +1	+2	+3	BIOCK
000000	TREQR22 [R] B,H,W	TREQR1	2 [R] B,H,W	
002280 <sub>н</sub>	0000000 00000000	0000000	00000000	
000004	TREQR42 [R] B,H,W	TREQR3	32 [R] B,H,W	
002284н	0000000 00000000	0000000	00000000	
002288	TREQR62 [R] B,H,W	TREQR5	52 [R] B,H,W	
002288н	00000000 00000000	0000000	00000000	
00228С <sub>н</sub>	TREQR82 [R] B,H,W	TREQR7	'2 [R] B,H,W	
00228CH	00000000 00000000	0000000	00000000	
002290н	NEWDT22 [R] B,H,W	NEWDT1	12 [R] B,H,W	
002290H	00000000 00000000	0000000	00000000	
002294 <sub>н</sub>	NEWDT42 [R] B,H,W	NEWDT3	32 [R] B,H,W	
002294 <sub>H</sub>	00000000 00000000	0000000	00000000	
002298 <sub>н</sub>	NEWDT62 [R] B,H,W	NEWDT	52 [R] B,H,W	
002290H	00000000 00000000	0000000	0 00000000	
00229С <sub>н</sub>	NEWDT82 [R] B,H,W NEWDT72 [R] B,H,W			
00229CH	00000000 00000000	00000000 00000000		
0022A0 <sub>н</sub>	INTPND22 [R] B,H,W	INTPND22 [R] B,H,W INTPND12 [R] B,H,W		CAN2
0022A0H	00000000 00000000	00000000 00000000		(128msb)
0022A4 <sub>н</sub>	INTPND42 [R] B,H,W	INTPND42 [R] B,H,W INTPND32 [R] B,H,W		(1201135)
0022/\4 <sub>H</sub>	00000000 00000000	00000000 00000000		
0022A8 <sub>H</sub>	INTPND62 [R] B,H,W INTPND52 [R] B,H,W		52 [R] B,H,W	
0022AOH	00000000 00000000	00000000 00000000		
0022AC <sub>н</sub>	INTPND82 [R] B,H,W	INTPND7	72 [R] B,H,W	
0022AOH	00000000 00000000		0 00000000	
0022B0 <sub>н</sub>	MSGVAL22 [R] B,H,W	MSGVAL	12 [R] B,H,W	
0022B0H	00000000 00000000	0000000	0 00000000	
0022B4 <sub>Н</sub>	MSGVAL42 [R] B,H,W	MSGVAL	32 [R] B,H,W	
0022D4H	00000000 00000000	00000000 00000000		
0022B8 <sub>H</sub>	MSGVAL62 [R] B,H,W		52 [R] B,H,W	
UUZZDOH	00000000 00000000		00000000	
0022BC <sub>н</sub>	MSGVAL82 [R] B,H,W MSGVAL72 [R] B,H,W		• • • •	
	00000000 00000000	0000000	00000000	
0022C0 <sub>Н</sub>				
to	-	_		
0022FC <sub>н</sub>				

Document Number: 002-04669 Rev. \*D Page **127** of **254** 



Adduses		Address offset val	ue / Register name		Block
Address	+0	+1	+2	+3	БІОСК
002300н	=	R/W] B,H,W	_	DFSTR [R/W] B,H,W	WorkFlash
002304 <sub>H</sub>	_	_	_	_	
002308 <sub>H</sub>	FLIFCTLR [R/W] B,H,W 000	_	FLIFFER1 [R/W] B,H,W 	FLIFFER2 [R/W] B,H,W 	Flash / WorkFlash
00230C <sub>H</sub>		<del>-</del>	_		Reserved
002310н	TRCR [R/W] B,H,W 00000000	TRAR [R/W] B,H,W			TuningRAM
002314 <sub>H</sub>					
to 0023FC <sub>H</sub>	_				Reserved
002400 <sub>H</sub>		[R] B,H,W 00000000		[R] B,H,W 00000000	
002404н	EECSRX [R/W] B,H,W 00	_	EFEARX [R/W] B,H,W 00000000 00000000		XBS RAM ECC control
002408 <sub>H</sub>	_	EFECRX [R/W] B,H,W 0 00000000 00000000			
$\begin{array}{c} 00240C_{H} \\ to \\ 0024FC_{H} \end{array}$	_				Reserved

Document Number: 002-04669 Rev. \*D Page **128** of **254** 



Address			alue / Register name		Block
Auuiess	+0	+1	+2	+3	DIUCK
002500 <sub>н</sub>	-	R/W] B,H,W 00-0001	-	R/W] B,H,W 0000000	
002504н	ERRCNT3 [R] B,H,W 00000000 00000000		-	W] B,H,W 00000001	
002508 <sub>H</sub>	INTR3 [I	R] B,H,W 00000000	TESTR3 [F	R/W] B,H,W K00000	
00250С <sub>Н</sub>	BRPER3 [F	R/W] B,H,W 0000	_	_	
002510 <sub>Н</sub>	· ·	[R/W] B,H,W 0000001		[R/W] B,H,W 0000000	
002514 <sub>Н</sub>	11-11111	[R/W] B,H,W 111111111		[R/W] B,H,W 11111111	
002518 <sub>Н</sub>	_	R/W] B,H,W 00000000	· ·	[R/W] B,H,W 000000000	
00251С <sub>Н</sub>		[R/W] B,H,W 0 00000	_	_	
002520 <sub>Н</sub>	00000000	R/W] B,H,W 00000000	00000000	[R/W] B,H,W 000000000	
002524 <sub>Н</sub>		R/W] B,H,W 00000000	-	[R/W] B,H,W 00000000	
002528 <sub>Н</sub>	_	1	_	_	
00252С <sub>н</sub>	_		_	_	
002530 <sub>Н,</sub>		D	(154 -1-1		0.4110
002534 <sub>н</sub>		Reserved (IF1 data mirror)		CAN3	
002538 <sub>Н</sub>	_		_	_	(128msb)
00253С <sub>Н</sub>	_	_	_	_	
002540 <sub>н</sub>		[R/W] B,H,W 0000001		[R/W] B,H,W 0000000	
002544н		[R/W] B,H,W 11111111	1	[R/W] B,H,W 11111111	
002548 <sub>н</sub>	_	R/W] B,H,W 00000000		[R/W] B,H,W 0 00000000	
00254С <sub>н</sub>		[R/W] B,H,W 0 00000	_	_	
002550 <sub>Н</sub>	-	R/W] B,H,W 00000000	I -	[R/W] B,H,W 00000000	
002554 <sub>Н</sub>	IF2DTB13 [R/W] B,H,W 00000000 00000000		-	[R/W] B,H,W 000000000	
002558 <sub>H</sub>	_	_	_	_	
00255C <sub>н</sub>	_	_	_	_	
002560 <sub>H</sub> , 002564 <sub>H</sub>		Reserved (	(IF2 data mirror)		
002568 <sub>H</sub>	_	_		_	
00256Сн	_	_		_	
002570 <sub>H</sub> to 00257C <sub>H</sub>			_		

Document Number: 002-04669 Rev. \*D Page **129** of **254** 



Address	Address offset	Block		
Address	+0 +1	+2	BIOCK	
002580 <sub>н</sub>	TREQR23 [R] B,H,W	TREQR13	3 [R] B,H,W	
002360H	00000000 00000000	00000000		
002584 <sub>Н</sub>	TREQR43 [R] B,H,W	TREQR33	3 [R] B,H,W	
002364H	00000000 00000000	00000000	00000000	
002588 <sub>н</sub>	TREQR63 [R] B,H,W	TREQR53	3 [R] B,H,W	
002300H	00000000 00000000	00000000	00000000	
00258С <sub>н</sub>	TREQR83 [R] B,H,W	TREQR73	3 [R] B,H,W	
00236CH	00000000 00000000	00000000	00000000	
002590н	NEWDT23 [R] B,H,W	NEWDT13	3 [R] B,H,W	
002590H	00000000 00000000	00000000	00000000	
002594 <sub>H</sub>	NEWDT43 [R] B,H,W	NEWDT33	3 [R] B,H,W	
002594 <sub>H</sub>	00000000 00000000	00000000	00000000	
002598 <sub>Н</sub>	NEWDT63 [R] B,H,W	NEWDT53	3 [R] B,H,W	
002396H	00000000 00000000	00000000	00000000	
00259С <sub>Н</sub>	NEWDT83 [R] B,H,W	NEWDT73 [R] B,H,W		
00259CH	00000000 00000000	00000000	00000000	
0025A0 <sub>н</sub>	INTPND23 [R] B,H,W			CAN3
0025A0H	00000000 00000000	00000000	00000000	(128msb)
0025A4 <sub>н</sub>	INTPND43 [R] B,H,W	INTPND33 [R] B,H,W		(1201150)
0023A4H	00000000 00000000	00000000	00000000	
0025A8 <sub>Н</sub>	INTPND63 [R] B,H,W	INTPND53	3 [R] B,H,W	
0025A6H	00000000 00000000	00000000	00000000	
0025AС <sub>н</sub>	INTPND83 [R] B,H,W	INTPND73	3 [R] B,H,W	
0025ACH	00000000 00000000	00000000	00000000	
0025B0 <sub>н</sub>	MSGVAL23 [R] B,H,W	MSGVAL1	3 [R] B,H,W	
0023BUH	00000000 00000000	00000000	00000000	
0025В4 <sub>Н</sub>	MSGVAL43 [R] B,H,W	MSGVAL3	3 [R] B,H,W	
0023B4H	0000000 00000000 00000000 00000000			
0025В8 <sub>Н</sub>	MSGVAL63 [R] B,H,W MSGVAL53 [R] B,H,W			
0023B6H	00000000 00000000			
0025ВС <sub>н</sub>	MSGVAL83 [R] B,H,W MSGVAL73 [R] B,H,W			
UUZUDUH	00000000 00000000	00000000	00000000	
0025С0н				
to		_		
0025FC <sub>н</sub>				

Document Number: 002-04669 Rev. \*D Page **130** of **254** 



Address		Address offset v	set value / Register name		Block
Auuiess	+0	+1	+2	+3	DIUCK
002600 <sub>н</sub>	-	R/W] B,H,W 00-0001	-	R/W] B,H,W 0000000	
002604н	ERRCNT4 [R] B,H,W 00000000 00000000		-	W] B,H,W 00000001	
002608 <sub>H</sub>	INTR4 [I	R] B,H,W 00000000	TESTR4 [F	R/W] B,H,W (00000	
00260С <sub>Н</sub>	BRPER4 [F	R/W] B,H,W 0000	_	_	
002610 <sub>Н</sub>		[R/W] B,H,W 0000001		[R/W] B,H,W 0000000	
002614 <sub>Н</sub>		[R/W] B,H,W 111111111	·	[R/W] B,H,W 11111111	
002618 <sub>н</sub>	-	R/W] B,H,W 00000000		[R/W] B,H,W 00000000	
00261С <sub>Н</sub>	0000000	[R/W] B,H,W 0 00000	_	_	
002620н	-	R/W] B,H,W 00000000	_	R/W] B,H,W 00000000	
002624 <sub>Н</sub>		R/W] B,H,W 00000000		[R/W] B,H,W 00000000	
002628н	_	_	_	_	
00262С <sub>н</sub>	_		_	_	
002630 <sub>H</sub> , 002634 <sub>H</sub>	Reserved (IF1 data mirror)		CAN4		
002638 <sub>H</sub>		_	_	_	(128msb)
00263C <sub>H</sub>		_	_	_	
002640 <sub>H</sub>		[R/W] B,H,W 0000001		[R/W] B,H,W 0000000	
002644н	IF2MSK24	[R/W] B,H,W 11111111	IF2MSK14	[R/W] B,H,W 11111111	
002648 <sub>Н</sub>	IF2ARB24 [	R/W] B,H,W 00000000	IF2ARB14	[R/W] B,H,W 00000000	
00264С <sub>Н</sub>	IF2MCTR4	[R/W] B,H,W 0 00000	_	_	
002650н	IF2DTA14 [	R/W] B,H,W 00000000	_	R/W] B,H,W 00000000	
002654н		R/W] B,H,W 00000000		[R/W] B,H,W 00000000	
002658 <sub>Н</sub>	_	_	_		
00265Сн		_	_	_	
002660 <sub>H</sub> , 002664 <sub>H</sub>		Reserved (	(IF2 data mirror)		
002668 <sub>Н</sub>	_	_		_	
00266Сн	_	_	_	_	
002670 <sub>H</sub> to 00267C <sub>H</sub>			_		

Document Number: 002-04669 Rev. \*D Page **131** of **254** 



Address		Address offset v	alue / Register name		Block
Address	+0	+1	+2	+3	BIOCK
003690	TREQR24	[R] B,H,W	TREQR14	[R] B,H,W	
002680 <sub>н</sub>	00000000	00000000	00000000	00000000	
002684 <sub>Н</sub>	TREQR44	[R] B,H,W	TREQR34	[R] B,H,W	
002004H	00000000	00000000	00000000	00000000	
000600	TREQR64	[R] B,H,W	TREQR54	[R] B,H,W	
002688 <sub>н</sub>	00000000	00000000	00000000	00000000	
00268С <sub>н</sub>	TREQR84	[R] B,H,W	TREQR74	[R] B,H,W	
00200CH	00000000	00000000	00000000	00000000	
002690н	NEWDT24	[R] B,H,W	NEWDT14	∤ [R] B,H,W	
002090H	00000000	00000000	00000000	00000000	
002694 <sub>н</sub>	NEWDT44	[R] B,H,W	NEWDT34	∤ [R] B,H,W	
002094 <sub>H</sub>	00000000	00000000	00000000	00000000	
002698 <sub>н</sub>	NEWDT64	[R] B,H,W	NEWDT54	∤ [R] B,H,W	
002090H	00000000	00000000	00000000	00000000	
000000	NEWDT84 [R] B,H,W		NEWDT74 [R] B,H,W		
00269Сн	00000000	00000000	00000000	00000000	
0026A0 <sub>н</sub>	INTPND24 [R] B,H,W		INTPND14	ŀ [R] B,H,W	CAN4
0020A0H	00000000	00000000	00000000	00000000	(128msb)
0026А4 <sub>Н</sub>	INTPND44	[R] B,H,W	INTPND34	ŀ [R] B,H,W	(120HSD)
0020A4 <sub>H</sub>	00000000	00000000	00000000	00000000	
000648	INTPND64	[R] B,H,W	INTPND54	∤ [R] B,H,W	
0026А8н	00000000	00000000	00000000	00000000	
0026AC <sub>н</sub>	INTPND84	[R] B,H,W	INTPND74		
UUZOAC <sub>H</sub>	00000000	00000000	00000000	00000000	
0026B0 <sub>н</sub>	MSGVAL24	∤[R] B,H,W	MSGVAL14	4 [R] B,H,W	
0020BUH	00000000	00000000	00000000	00000000	
0026В4 <sub>Н</sub>	MSGVAL44	[R] B,H,W	MSGVAL34	4 [R] B,H,W	
0020B4H	00000000	00000000	00000000	00000000	
0026В8 <sub>н</sub>	MSGVAL64	[R] B,H,W	MSGVAL54	4 [R] B,H,W	
0020B0H	00000000	00000000	00000000	00000000	
0026BC <sub>н</sub>	MSGVAL84	[R] B,H,W	MSGVAL74	4 [R] B,H,W	
UUZUBUH	00000000	00000000	00000000	0000000	
0026С0н					
to			_		
0026FC <sub>н</sub>					

Document Number: 002-04669 Rev. \*D Page **132** of **254** 



Address		Address offset v	alue / Register name		Block
Audiess	+0	+1	+2	+3	DIUUK
002700 <sub>H</sub>	-	R/W] B,H,W 00-0001	-	R/W] B,H,W 0000000	
002704н	ERRCNT5 [R] B,H,W 00000000 00000000			W] B,H,W 00000001	
002708 <sub>H</sub>	INTR5 [F	R] B,H,W 00000000	TESTR5 [I	R/W] B,H,W K00000	
00270С <sub>Н</sub>	BRPER5 [F	R/W] B,H,W 0000	_	_	
002710 <sub>Н</sub>		[R/W] B,H,W 0000001		[R/W] B,H,W 0000000	
002714 <sub>H</sub>	11-11111	R/W] B,H,W 111111111		[R/W] B,H,W 11111111	
002718 <sub>H</sub>	_	R/W] B,H,W 00000000		[R/W] B,H,W 000000000	
00271С <sub>Н</sub>	0000000	[R/W] B,H,W 0 00000	_	_	
002720 <sub>Н</sub>	_	R/W] B,H,W 00000000	00000000	[R/W] B,H,W 000000000	
002724 <sub>H</sub>	-	R/W] B,H,W 00000000		[R/W] B,H,W 00000000	
002728 <sub>Н</sub>	_	1	_	_	
00272С <sub>н</sub>	_	1	_	_	
002730 <sub>н</sub> ,	Reserved (IF1 d		IF1 data mirror)		CAN5
002734 <sub>н</sub>		1100011000 (	T data minory		(128msb)
002738н	_	_	_	_	(12011105)
00273С <sub>н</sub>	_	_	_	_	
002740н	· · · · · · · · · · · · · · · · · · ·	[R/W] B,H,W 0000001		[R/W] B,H,W 0000000	
002744 <sub>Н</sub>	_	R/W] B,H,W 111111111			
002748 <sub>Н</sub>	_	R/W] B,H,W 00000000		[R/W] B,H,W 000000000	
00274С <sub>Н</sub>		[R/W] B,H,W 0 00000	_	_	
002750н	-	R/W] B,H,W 00000000		[R/W] B,H,W 000000000	
002754 <sub>Н</sub>	IF2DTB15 [R/W] B,H,W 00000000 00000000			[R/W] B,H,W 000000000	
002758 <sub>Н</sub>	_	_	_	_	
00275С <sub>Н</sub>	_	_	_	_	
002760 <sub>H</sub> , 002764 <sub>H</sub>		Reserved (	IF2 data mirror)		
002768 <sub>H</sub>	_	_	_	_	
00276Сн	_	_		_	
002770 <sub>H</sub> to 00277C <sub>H</sub>			_		

Document Number: 002-04669 Rev. \*D Page **133** of **254** 



Address		Address offset v	alue / Register name		Block
Address	+0 +1 +2 +3				BIOCK
002780 <sub>н</sub>	TREQR25	[R] B,H,W	TREQR15	5 [R] B,H,W	
002760H	00000000	00000000	00000000	00000000	
002784 <sub>Н</sub>	TREQR45	[R] B,H,W	TREQR35	5 [R] B,H,W	
00276 <del>4</del> H	00000000	00000000	00000000	00000000	
002788 <sub>н</sub>	TREQR65	[R] B,H,W	TREQR55	5 [R] B,H,W	
002766H	00000000	00000000	00000000	00000000	
00278С <sub>н</sub>	TREQR85	[R] B,H,W	TREQR75	5 [R] B,H,W	
00278CH	00000000	00000000	00000000	00000000	
002790⊦	NEWDT25	[R] B,H,W	NEWDT15	5 [R] B,H,W	
002790H	00000000	00000000	00000000	00000000	
002794 <sub>н</sub>	NEWDT45	[R] B,H,W	NEWDT35	5 [R] B,H,W	
002794 <sub>H</sub>	00000000	00000000	00000000	00000000	
002798 <sub>н</sub>	NEWDT65	[R] B,H,W	NEWDT55	5 [R] B,H,W	
002790H	00000000	00000000	00000000	00000000	
00279С <sub>Н</sub>	NEWDT85	[R] B,H,W	NEWDT75 [R] B,H,W		
00279CH	00000000	00000000	00000000 00000000		
0027A0 <sub>н</sub>	INTPND25 [R] B,H,W		INTPND15	5 [R] B,H,W	CAN5
0027A0H	00000000	00000000	00000000	00000000	(128msb)
0027A4 <sub>H</sub>	INTPND45 [R] B,H,W INTPND35 [R] B,H,W		(120HSb)		
0027A4H	00000000	00000000	00000000	00000000	
0027А8 <sub>Н</sub>	INTPND65	[R] B,H,W	INTPND55	5 [R] B,H,W	
0021A0H	00000000	00000000		00000000	
0027AС <sub>н</sub>	INTPND85	[R] B,H,W	INTPND75 [R] B,H,W		
0027ACH	00000000	00000000	00000000	00000000	
0027B0 <sub>н</sub>	MSGVAL25	[R] B,H,W	MSGVAL1	5 [R] B,H,W	
0027 BUH	00000000	00000000	00000000	00000000	
000704	MSGVAL45	[R] B,H,W	MSGVAL3	5 [R] B,H,W	
0027В4 <sub>Н</sub>	0000000 00000000		00000000	00000000	
0027B8 <sub>н</sub>	MSGVAL65 [R] B,H,W MSGVAL55 [R] B,H,W		5 [R] B,H,W		
0027BOH	00000000	00000000	00000000	00000000	
0027BC <sub>H</sub>	MSGVAL85 IRLB H W MSGVAL75 IRLB H W				
UUZ/ DCH	0000000 0000000 00000000				_
0027С0н					
to			_		
002FFC <sub>н</sub>					

Document Number: 002-04669 Rev. \*D Page **134** of **254** 



A alabas a a		Address offset val	ue / Register name		Disala
Address	+0	+1	+2	+3	Block
003000 <sub>H</sub>		[R] B,H,W		[R] B,H,W	
CCCCCH		0000000	0000 (	00000000	
002004	EECSRA [R/W] B,H,W		EFEARA [F	R/W] B,H,W	Backup RAM
003004н	ь,п,vv 00	_	0000 (	0000000	ECC control
000000			EFECRA [R/W] B,H,W	1	
003008 <sub>H</sub>	_		0 00000000 000000		
00300C <sub>H</sub>			[R] B,H,W		
33333311			0000000 00000000		
003010н			[R] B,H,W 000000 00000000		
			[R] B,H,W		
003014 <sub>H</sub>			000000 00000000		
003018 <sub>Н</sub>	TAEARX [F	R/W] B,H,W		R/W] B,H,W	RAM/diagnosis
0030 TOH		11111111	00000000	00000000	XBS RAM
000040	TFECRX [R/W]	TICRX [R/W]	TTCRX [R	/W] B,H,W	
00301Сн	B,H,W 0000	B,H,W 0000	_	00001100	
	TSRCRX [W]	0000		TKCCRX [R/W]	
003020 <sub>H</sub>	B,H,W	_	_	B,H,W	
	0			0000	
003024 <sub>H</sub>					
to		Reserved			
00302С <sub>н</sub>		ΤΕΔΡΩΔ			
003030н		TEAR0A[R] B,H,W 0000000 00000000			
003034 <sub>Н</sub>			[R] B,H,W		
003034 <sub>H</sub>			0000 00000000		
003038 <sub>H</sub>			[R] B,H,W		
	TAEADAIC	000 R/W] B,H,W	0000 00000000 TASABAIS	R/W] B,H,W	RAM/diagnosis
00303С <sub>Н</sub>		11111111	-	00000000	Backup RAM
	TFECRA [R/W]	TICRA [R/W]			
003040 <sub>H</sub>	B,H,W	B,H,W	=	/W] B,H,W 00001100	
	0000	0000			
003044н	TSRCRA [W] B,H,W			TKCCRA [R/W] B,H,W	
003044 <sub>H</sub>	Б,П,VV 0	_	_	0000	
003048н,	Ü	<u> </u>	<u> </u>		D
00304С <sub>Н</sub>		<del>-</del>	<del>_</del>		Reserved
003050 <sub>Н</sub>	000000 000000000000000 00000000				
002054	EECSRH [R/W]			H [R/W]	AHB RAM
003054 <sub>Н</sub>	B,H,W 00	_		1,W 0000000	ECC control
22227	30		EFECRH [R/W] B,H,W		
003058н	_	0 00000000 00000000			
00305Сн		-			Reserved

Document Number: 002-04669 Rev. \*D Page **135** of **254** 



Address		Address offset va	alue / Register name		Block
Address	+0	+1	<b>+2</b> H[R] B,H,W	+3	BIOCK
003060 <sub>H</sub>					
003064н					
003068 <sub>H</sub>		TEAR2	-000000 00000000 H[R] B,H,W -000000 00000000		
00306С <sub>н</sub>	=	R/W] B,H,W 11111111	TASARH[	R/W] B,H,W 00000000	RAM/diagnosis AHB RAM
003070н	TFECRH [R/W] B,H,W 0000	TICRH [R/W] B,H,W 0000	_	R/W] B,H,W 00001100	
003074 <sub>н</sub>	TSRCRH [W] B,H,W 0	_	_	TKCCRH [R/W] B,H,W 0000	
003078 <sub>H</sub> to 0030FC <sub>H</sub>			_		Reserved
003100н		0[R/W] H,W 0 000		R1[R/W] H,W 00 000	
003104 <sub>H</sub>	BUSDIGSR 0000000				
003108 <sub>H</sub>					
00310Сн			DR1 [R] W 0 00000000 00000000	)	
003110 <sub>H</sub>			DR2 [R] W <u>0 00000000 00000000</u>	)	BUS diagnosis
003114 <sub>H</sub>	_	_		R3[R/W] H,W 00 000	
003118н		4[R/W] H,W 0 000		1[R/W] H,W 00000000	
00311C <sub>H</sub>	_	_	 DR3 [R] W	_	
003120 <sub>H</sub>		)			
003124 <sub>H</sub>					
003128 <sub>H</sub> to 003FFC <sub>H</sub>		Reserved			
004000 <sub>H</sub> to 007FFC <sub>H</sub>		Backup RAM area			
008000 <sub>Н</sub> to 00CFFC <sub>Н</sub>	_	_		_	Reserved

Document Number: 002-04669 Rev. \*D Page **136** of **254** 



A al al		Address offset v	/alue / Register name		Disale				
Address	+0	+1	+2	+3	Block				
00D000 <sub>H</sub>		CII	F0[R] W						
00D000H		00000100 111111	11 01011011 11111111		FlexRay				
00D004 <sub>н</sub>			1[R/W] W		CIF				
		0000000	0 -0000000	1					
00D008 <sub>Н</sub>									
to	_	_	_	_	Reserved				
00D018 <sub>H</sub>		1.01	<u> </u> ([R/W] W		FloriDarr				
00D01C <sub>н</sub>			FlexRay GIF						
			00000000 R[R/W] W		GII				
00D020 <sub>Н</sub>			00000 00000000						
			R[R/W] W						
00D024 <sub>Н</sub>			00000000 00000000						
000000		EILS	S[R/W] W						
00D028 <sub>H</sub>		000000	00000 00000000						
00D02C <sub>н</sub>			S[R/W] W						
00D0ZOH			11111111 11111111						
00D030 <sub>H</sub>			S[R/W] W						
			00000 00000000 R[R/W] W						
00D034 <sub>H</sub>			00000 00000000						
			S[R/W] W		 FlexRay				
00D038 <sub>Н</sub>			00000000 00000000		INT				
000000			R[R/W] W						
00D03C <sub>н</sub>		0000	00000000 00000000						
00D040 <sub>н</sub>									
0020.011			00						
00D044 <sub>Н</sub>			C[R/W] W						
			000 -000000000 C[R/W] W						
00D048 <sub>H</sub>			0001000						
			V1[R/W] W						
00D04C <sub>н</sub>		000000 000000							
00D050н		STP	PW2[R] W						
00D050H		000 000000	00000 00000000						
00D054 <sub>Н</sub>									
to	_	_	_	_	Reserved				
00D07C <sub>H</sub>		SHO							
00D080 <sub>Н</sub>			C1[R/W] W 00 00010-00 10000						
			C2[R/W] W		FlexRay				
00D084 <sub>Н</sub>		000100000		SUC					
000000		SUC							
00D088 <sub>н</sub>			00010001						
00D08C <sub>H</sub>			IC[R/W] W		FlexRay				
332330H			0000		NEM				
00D090н			C1[R/W] W		E. B.				
			00 0000-110 00110011		FlexRay				
00D094 <sub>Н</sub>			C2[R/W] W 01001010001110		PRT				
		001111 001011	01001010001110						

Document Number: 002-04669 Rev. \*D



		Address offset	- Buil			
Address	+0	+1	+2		+3	Block
00D098 <sub>н</sub>			DC[R/W] W			FlexRay
		00000 0000	MHD			
00D09C <sub>H</sub>		GTU	Reserved			
00D0A0 <sub>н</sub>						
		4				
00D0A4 <sub>H</sub>		GTU 001				
			7			
00D0A8 <sub>Н</sub>		-0000010 -00000	JC3[R/W] W 010 00000000 00	0000000		
			JC4[R/W] W			
00D0AC <sub>H</sub>			000000000 00	0000111		
000000		GTl	JC5[R/W] W			
00D0B0 <sub>H</sub>		00001110000	00 00000000 00	000000		
00D0B4 <sub>н</sub>		GTU	JC6[R/W] W			FlexRay
00D0B4H			010000 000	00000		GTU
00D0B8 <sub>H</sub>			JC7[R/W] W			
GGB GB GH			01000 0000	00100		
00D0BC <sub>H</sub>			JC8[R/W] W			
		00000 0000	4			
00D0C0 <sub>H</sub>		GTU				
		0 GTU				
00D0C4 <sub>H</sub>		000 000000				
		GTU	7			
00D0C8 <sub>H</sub>		000				
00D0CC <sub>H</sub>						
to	_	_	_		_	Reserved
00D0FC <sub>н</sub>						
00D100 <sub>H</sub>		С				
00D 100H		FlexRay				
00D104 <sub>H</sub>		С	suc			
			00000 000	000		
00D108 <sub>H</sub>			_			Reserved
00D10C <sub>H</sub>			_			_
00D110 <sub>H</sub>			SCV[R] W	00000		
			000000 000 CCV[R] W	00000		-
00D114 <sub>Н</sub>			00000000 0000	20000		
			RCV[R] W	J0000		-
00D118 <sub>H</sub>			0000 00000	000		
			7			
00D11C <sub>н</sub>			OCV[R] W 0 00000000 0000	00000		FlexRay
			SFS[R] W	<del>.</del>		GTU
00D120 <sub>Н</sub>			0 00000000 0000	00000		
000404			VNIT[R] W			
00D124 <sub>н</sub>			0000 00000	000		
00D128 <sub>H</sub>			CS[R/W] W			
OOD IZOH			00000000	000		_
00D12C <sub>н</sub>			_			

Document Number: 002-04669 Rev. \*D Page **138** of **254** 



Address		Address offset	Disale						
Address	+0	+1	+3	Block					
00D130 <sub>Н</sub>			SID1[R] W - 0000 00000000						
00D134 <sub>Н</sub>		ES	SID2[R] W - 0000 00000000						
00D138 <sub>Н</sub>		ES	SID3[R] W - 0000 00000000						
00D13С <sub>Н</sub>		ES	SID4[R] W - 0000 00000000						
00D140 <sub>H</sub>		ES	SID5[R] W - 0000 00000000						
00D144 <sub>H</sub>			SID6[R] W - 0000 00000000						
00D148 <sub>H</sub>		ES							
00D14С <sub>Н</sub>		ES		FlexRay GTU					
00D150 <sub>Н</sub>			SID9[R] W - 0000 00000000		GIU				
00D154 <sub>Н</sub>			ID10[R] W - 0000 00000000						
00D158 <sub>Н</sub>			ID11[R] W - 0000 00000000						
00D15C <sub>н</sub>									
00D160 <sub>н</sub>			ID13[R] W - 0000 00000000						
00D164 <sub>Н</sub>			ID14[R] W - 0000 00000000						
00D168 <sub>H</sub>		_							
00D16С <sub>н</sub>			_						

Document Number: 002-04669 Rev. \*D Page **139** of **254** 



Address			value / Register name		Block				
Address	+0	+1	+2	+3	Block				
00D170 <sub>Н</sub>			SID1[R] W 0000 00000000						
		<del> </del>							
00D174 <sub>н</sub>									
	_		0000 00000000		_				
00D178 <sub>Н</sub>			ID3[R] W 0000 00000000						
			ID4[R] W						
00D17C <sub>н</sub>			0000 00000000						
			SID5[R] W						
00D180 <sub>н</sub>			0000 00000000						
000404			ID6[R] W						
00D184 <sub>H</sub>			0000 00000000						
000100			ID7[R] W						
00D188 <sub>Н</sub>			0000 00000000						
00D18С <sub>н</sub>		OS	ID8[R] W		FlexRay				
00D TOCH			GTU						
00D190 <sub>H</sub>		OS							
00B100H			0000 00000000						
00D194 <sub>H</sub>		OS							
			4						
00D198 <sub>Н</sub>		OS							
			0000 00000000 ID12[R] W		_				
00D19C <sub>н</sub>									
	_		0000 00000000 ID13[R] W		_				
00D1A0 <sub>H</sub>			0000 00000000						
			ID14[R] W		<del>- </del>				
00D1A4 <sub>H</sub>			0000 00000000						
			ID15[R] W		_				
00D1A8 <sub>н</sub>			0000 00000000						
00D1AC <sub>H</sub>			_		Reserved				
		NN	//V1[R] W						
00D1B0 <sub>H</sub>			000 00000000 00000000						
00D1R4			/IV2[R] W		FlexRay				
00D1B4 <sub>н</sub>		0000000 000000	NEM						
00D1B8 <sub>н</sub>		NN							
		00000000 000000							
00D1BC <sub>н</sub>									
to	_	_	_	_	Reserved				
00D2FC <sub>H</sub>									

Document Number: 002-04669 Rev. \*D Page **140** of **254** 



Address		Address offset va	lue / Register name		Block
Address	+0	+1	+2	+3	Бюск
00D300 <sub>H</sub>			R/W] W		
COBCCCH			00000000 00000000		
00D304 <sub>H</sub>		-	R/W] W		
00B00+H			00000 00000000		
00D308 <sub>H</sub>			[R/W] W		
OOD OOG			-00000 000000		1
00D30С <sub>н</sub>		-	R/W] W		
			10000000		4
00D310 <sub>Н</sub>			[R/W] W		
			0-0000000 10000000		4
00D314 <sub>H</sub>			S[R] W		
			0000 00000000		-
00D318 <sub>н</sub>			R[R] W		
			0000000000		-
00D31C <sub>н</sub>			[R/W] W		
			0 00000000		+
00D320 <sub>Н</sub>			Q1[R] W D 00000000 00000000		
			)2[R] W		+
00D324 <sub>H</sub>			0 00000000 00000000		FlexRay
			MHD		
00D328 <sub>Н</sub>			Q3[R] W D 00000000 00000000		WILL
			24[R] W		1
00D32C <sub>н</sub>					
00D330 <sub>н</sub>			T1[R] W 0 00000000 00000000		
		NDAT			
00D334 <sub>н</sub>			0 00000000 00000000		
			[3[R] W		
00D338 <sub>н</sub>		00000000 00000000			
000000		NDA	[4[R] W		
00D33C <sub>н</sub>		00000000 00000000	00000000 00000000		
000040		MBSO	C1[R] W		1
00D340 <sub>н</sub>		00000000 00000000	00000000 00000000		
00D344 <sub>н</sub>		MBS0	C2[R] W		
00D344 <sub>H</sub>		00000000 00000000	00000000 00000000		
00D348 <sub>н</sub>			C3[R] W		
00D340H		00000000 00000000	00000000 00000000		
00D34С <sub>н</sub>			C4[R] W		
00D340H		00000000 00000000	00000000 00000000		
00D350 <sub>Н</sub>					
to	_	_	_	_	Reserved
00D3EC <sub>H</sub>					
00D3F0 <sub>H</sub>			L[R] W		
			1 00000010 00000110		FlexRay
00D3F4 <sub>H</sub>		END	GIF		
		10000111 01100101	01000011 00100001		
00D3F8 <sub>H</sub> ,	_	_	_	_	Reserved
00D3FC <sub>H</sub>					

Document Number: 002-04669 Rev. \*D Page **141** of **254** 



Address		Address offset val	lue / Register name		Block	
Address	+0	+1	+2	+3	BIOCK	
00D400 <sub>H</sub> to 00D4FC <sub>H</sub>						
00D500н						
00D504 <sub>Н</sub>		WRHS2	0000 00000000 2[R/W] W 000 00000000		FlexRay	
00D508 <sub>Н</sub>			B[R/W] W 000 00000000		IBF	
00D50С <sub>н</sub>		-	<del>_</del>			
00D510 <sub>Н</sub>			R/W] W )000			
00D514 <sub>Н</sub>		_	R/W] W 0			
00D518 <sub>H</sub> to 00D5FC <sub>H</sub>	_	_	_	_	Reserved	
00D600 <sub>H</sub> to 00D6FC <sub>H</sub>						
00D700 <sub>Н</sub>			51[R] W D000 00000000			
00D704 <sub>н</sub>			52[R] W 0000 00000000		FlexRay	
00D708 <sub>H</sub>			3[R] W 0000 00000000		OBF	
00D70С <sub>Н</sub>			[R] W 00-00000 00000000			
00D710 <sub>Н</sub>	ORCMIRAMIW					
00D714 <sub>H</sub>						
00D718 <sub>H</sub> to 00D7FC <sub>H</sub>	_	_	_	_	Reserved	
00D800 <sub>H</sub> to 00EFFC <sub>H</sub>		_	_	_	Reserved	

Document Number: 002-04669 Rev. \*D Page **142** of **254** 



A d d		Address offset va	lue / Register name		Block		
Address	+0	+1	+2	+3	Block		
00F000 <sub>H</sub> to 00FEFC <sub>H</sub>	_	_	_	_	Reserved [S]		
00FF00 <sub>н</sub>	=	R/W] B,H,W 0	_	_	OCDU [S]		
00FF04 <sub>H</sub> to 00FF0C <sub>H</sub>		Reserved [S]					
00FF10 <sub>н</sub>	XX	OCDU [S]					
00FF14 <sub>н</sub>	XX	PSSR [R/W] B,H,W XXXXXXXX XXXXXXXX XXXXXXXX					
00FF18 <sub>H</sub> to 00FFF4 <sub>H</sub>		_					
00FFF8 <sub>H</sub>	XX	OCDU [S]					
00FFFCH EDIR0 [R] B,H,W XXXXXXXX XXXXXXXX XXXXXXX XXXX				ΧΧ	0000 [9]		

<sup>[</sup>S]:It is a system register. The illegal instruction exception (data access error) is generated in these registers in the user mode when reading and writing to it.

Document Number: 002-04669 Rev. \*D Page **143** of **254** 



### 10. Interrupt Vector Table

This list shows the assignments of interrupt factors and interrupt vectors/interrupt control registers.

# Interrupt vector MB91F52xR (144pin)

Interrupt factor		rupt iber	Interrupt	Offset	Default address for	RN
interrupt factor	Decimal	Hexa- decimal	level	Onset	TBR	*
Reset	0	0	-	3FСн	000FFFFC <sub>н</sub>	-
System reserved	1	1	-	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	-
System reserved	2	2	-	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	-
System reserved	3	3	-	3F0 <sub>H</sub>	000FFFF0 <sub>н</sub>	-
System reserved	4	4	_	3EC <sub>H</sub>	000FFFEC <sub>H</sub>	_
FPU exception	5	5	_	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	_
Exception of instruction access protection violation	6	6	_	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	_
	7	7	_			_
Exception of data access protection violation				3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	-
Data access error interrupt	8	8	-	3DC <sub>H</sub>	000FFFDC <sub>H</sub>	-
INTE instruction	9	9	-	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	-
Instruction break	10	0A	-	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	-
System reserved	11	0B	-	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	-
System reserved	12	0C	-	3ССн	000FFFCC <sub>H</sub>	-
System reserved	13	0D	-	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	-
Exception of illegal instruction	14	0E	-	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	-
NMI request						
Error generation at internal bus diagnosis			15(F <sub>H</sub> ) Fixed		000FFFC0 <sub>H</sub>	-
XBS RAM double-bit error detection						
Backup RAM double-bit error detection	15	0F		3C0 <sub>H</sub>		
AHB RAM double-bit error detection						
TPU violation						
External interrupt 0-7	16	10	ICR00	3ВСн	000FFFBC <sub>H</sub>	0
External interrupt 8-15	10	10	101100	ODOR	OCCITI DON	
	17	11	ICR01	3B8 <sub>H</sub>	0005550	1* <sup>6</sup>
External low-voltage detection interrupt		11	ICKUI	SDOH	000FFFB8 <sub>н</sub>	l
Reload timer 0/1/4/5	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	2* <sup>2</sup>
Reload timer 2/3/6/7	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3* <sup>2</sup>
Multi-function serial interface	19	13	ICRUS	SBUH	UUUFFFBU <sub>H</sub>	3
ch.0 (reception completed)						1
Multi-function serial interface	20	14	ICR04	3AC <sub>H</sub>	000FFFAC <sub>H</sub>	4* <sup>1</sup>
ch.0 (status)						
Multi-function serial interface	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	5* <sup>1</sup>
ch.0 (transmission completed) Multi-function serial interface						
ch.1 (reception completed)	00	40	ICDOC	244	0005554	6* <sup>1</sup>
Multi-function serial interface	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	6,
ch.1 (status)						
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	7* <sup>1</sup>



	Inter		1.4		Default	DN	
Interrupt factor	nun		Interrupt	Offset	address for	RN	
·	Decimal	Hexa- decimal	level		TBR	•	
Multi-function serial interface							
ch.2 (reception completed)	24	18	ICR08	39Сн	000FFF9C <sub>H</sub>	8* <sup>1</sup>	
Multi-function serial interface		.0	101100	ОООП	00011100 <sub>H</sub>		
ch.2 (status)							
Multi-function serial interface	25	19	ICR09	398н	000FFF98 <sub>н</sub>	9* <sup>1</sup>	
ch.2 (transmission completed)  Multi-function serial interface							
ch.3 (reception completed) Multi-function serial interface	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>н</sub>	10* <sup>1</sup>	
ch.3 (status)							
Multi-function serial interface							
ch.3 (transmission completed)	27	1B	ICR11	390 <sub>H</sub>	000FFF90 <sub>н</sub>	11	
Multi-function serial interface							
ch.4 (reception completed)	00	40	10040	000	00055500	12* <sup>1</sup>	
Multi-function serial interface	28	1C	ICR12	38С <sub>н</sub>	000FFF8С <sub>н</sub>	12*	
ch.4 (status)							
Multi-function serial interface	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>н</sub>	13	
ch.4 (transmission completed)	29	טו	ICKIS	300H	UUUFFFOOH	13	
Multi-function serial interface							
ch.5 (reception completed)	30	1E	ICR14	384⊬	000FFF84 <sub>H</sub>	14* <sup>1</sup>	
Multi-function serial interface	00			00-TH	000111046	'	
ch.5 (status)							
Multi-function serial interface						7	
ch.5 (transmission completed)	31	1F	ICR15	380 <sub>H</sub>	000FFF80 <sub>н</sub>	15* <sup>7</sup>	
FlexRay0							
Multi-function serial interface							
ch.6 (reception completed)							
Multi-function serial interface	32	20	ICR16	R16 37C <sub>H</sub>	000FFF7C <sub>H</sub>	16* <sup>1</sup>	
ch.6 (status)	4						
FlexRay1							
Multi-function serial interface							
ch.6 (transmission completed)	33	21	ICR17	378 <sub>H</sub>	000FFF78 <sub>H</sub>	17* <sup>8</sup>	
FlexRay timer 0							
CAN0							
CAN3	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>H</sub>	-	
FlexRay timer 1							
CAN1							
RAM diagnosis completed							
RAM initialization completed							
Error generation at RAM diagnosis							
Backup RAM diagnosis completed							
Backup RAM initialization completed		00	10040	270	00055570		
Error generation at Backup RAM diagnosis	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>н</sub>	-	
AHB RAM diagnosis completed	-						
AHB RAM initialization completed							
Error generation at AHB RAM diagnosis	]						
CAN4	]						
	1			1			

Document Number: 002-04669 Rev. \*D Page **145** of **254** 



		rrupt		Offset	Default	- DN	
Interrupt factor	nun	nber	Interrupt		address for	RN	
	Decimal	Hexa- decimal	level		TBR	*	
CAN2							
Up/down counter 0	1						
Up/down counter 1	36	24	ICR20	36C <sub>H</sub>	000FFF6С <sub>н</sub>	_	
CAN5	7			00011	333.1.331		
FlexRay PLL gear/FlexRay PLL alarm	1						
Real time clock	37	25	ICR21	368 <sub>H</sub>	000FFF68 <sub>H</sub>	-	
Multi-function serial interface							
ch.7 (reception completed)	20	26	ICDOO	264	00055564	22* <sup>1</sup>	
Multi-function serial interface	38	26	ICR22	364н	000FFF64 <sub>н</sub>	22	
ch.7 (status)							
16-bit free-run timer 0 ("0" detection) / (compare clear)							
Multi-function serial interface	39	27	ICR23	360н	000FFF60 <sub>H</sub>	23	
ch.7 (transmission completed)							
PPG0/1/10/11/20/21/30/31/40/41	40	28	ICR24	35C <sub>H</sub>	000FFF5C <sub>H</sub>	24* <sup>3</sup>	
16-bit free-run timer 1 ("0" detection) / (compare clear)	40	20	ICR24	SSCH	UUUFFF5CH	24	
PPG2/3/12/13/22/23/32/33/43	44	00	IODOF	050	00055550	25* <sup>3</sup>	
16-bit free-run timer 2 ("0" detection) / (compare clear)	41	29	ICR25	358н	000FFF58 <sub>н</sub>	25"	
PPG4/5/14/15/24/25/34/35/44	42	2A	ICR26	354 <sub>H</sub>	000FFF54 <sub>н</sub>	26* <sup>3</sup>	
PPG6/7/16/17/26/27/36/37	43	2B	ICR27	350 <sub>H</sub>	000FFF50 <sub>н</sub>	27* <sup>3</sup>	
PPG8/9/18/19/28/29	44	2C	ICR28	34C <sub>H</sub>	000FFF4С <sub>н</sub>	28* <sup>3</sup>	
Multi-function serial interface							
ch.8 (reception completed)							
Multi-function serial interface	45	45	2D	ICR29	348 <sub>H</sub>	000FFF48 <sub>H</sub>	29* <sup>1</sup>
ch.8 (status)				0 .011		_,	
16-bit ICU 0 (fetching) / 16-bit ICU 1 (fetching)	7						
Main timer							
Sub timer							
PLL timer	46	2E	ICR30	344 <sub>H</sub>	000FFF44 <sub>н</sub>	30	
Multi-function serial interface	70	2L	101100	ЭТТН	000111 <del>11</del> H	30	
ch.8 (transmission completed)							
16-bit ICU 2 (fetching) /16-bit ICU 3 (fetching)							
Clock calibration unit (Sub oscillation)							
Multi-function serial interface	7					31* <sup>1</sup>	
ch.9 (reception completed)	47	2F	ICR31	340 <sub>H</sub>	000FFF40 <sub>H</sub>	ა i ∗4	
Multi-function serial interface							
ch.9 (status)							
A/D converter							
0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16	48	30	ICR32	33C <sub>H</sub>	000FFF3C <sub>H</sub>	32	
17/18/19/20/21/22/23/24/25/26/27/28/29/30/31							
Clock calibration unit (CR oscillation)							
Multi-function serial interface	49	31	ICR33	338 <sub>H</sub>	000FFF38 <sub>н</sub>	33	
ch.9 (transmission completed)			101100	JOOH	3001 1 1 00H		
16-bit OCU 0 (match) / 16-bit OCU 1 (match)	7						
32-bit free-run timer 4	F0	20	ICD24	224	00055524	34 <sup>*5</sup>	
16-bit OCU 2 (match) / 16-bit OCU 3 (match)	50	32	ICR34	334 <sub>H</sub>	000FFF34 <sub>н</sub>	34	
32-bit free-run timer 3/5	E1	33	ICR35	330 <sub>H</sub>	000FFF30 <sub>H</sub>	35 <sup>*5</sup>	
16-bit OCU 4 (match) / 16-bit OCU 5 (match)	51	55	ICKSS	330H	OUULLESOH	JJ	

Document Number: 002-04669 Rev. \*D Page **146** of **254** 



Interrupt factor	Interrupt number		Interrupt	Officet	Default	RN
Interrupt factor	Decima	Hova	level	Offset	address for TBR	*
32-bit ICU6 (fetching /measurement)						
Multi-function serial interface	1					
ch.10 (reception completed)	52	34	ICR36	32C <sub>H</sub>	000FFF2C <sub>H</sub>	36* <sup>1</sup>
Multi-function serial interface						
ch.10 (status) 32-bit ICU7 (fetching /measurement)						
Multi-function serial interface	53	35	ICR37	328 <sub>H</sub>	000FFF28 <sub>H</sub>	37
ch.10 (transmission completed)			101107	OZO <sub>H</sub>	00011120 <sub>H</sub>	01
32-bit ICU8 (fetching /measurement)						
Multi-function serial interface	1					
ch.11 (reception completed)	54	36	ICR38	324 <sub>H</sub>	000FFF24 <sub>H</sub>	38* <sup>1</sup>
Multi-function serial interface						
ch.11 (status)						
32-bit ICU9 (fetching /measurement)						
WG dead timer underflow 0 / 1/ 2	55	37	ICR39	320 <sub>H</sub>	000FFF20 <sub>н</sub>	39
WG dead timer reload 0 / 1/ 2						00
WG DTTI 0						
32-bit ICU4 (fetching /measurement)						
Multi-function serial interface	56	38	ICR40	31C <sub>H</sub>	000FFF1C <sub>H</sub>	40
ch.11 (transmission completed)						
32-bit ICU5 (fetching /measurement)	57					
A/D converter		39	ICR41	318 <sub>H</sub>	000FFF18 <sub>H</sub>	41
32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47	50	0.4	100.40	044	00055544	40
32-bit OCU6/7/10/11 (match)	58	3A	ICR42	314 <sub>H</sub>	000FFF14 <sub>н</sub>	42
32-bit OCU8/9 (match)	59	3B	ICR43	310 <sub>H</sub>	000FFF10 <sub>н</sub>	43
Base timer 0 IRQ0	60	3C	ICR44	30C <sub>H</sub>	000FFF0C <sub>H</sub>	44
Base timer 0 IRQ1	00		101144	ОООН		
Base timer 1 IRQ0						
Base timer 1 IRQ1	64	20	ICD45	200	00055500	45* <sup>5</sup>
-	61	3D	ICR45	308н	000FFF08 <sub>н</sub>	45"
 DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 <sub>H</sub>	000FFF04 <sub>H</sub>	-
Delayed interrupt	63	3F	ICR47	300 <sub>H</sub>	000FFF00 <sub>н</sub>	-
System reserved (Used for REALOS $^{TM_{\star}9}$ )	64	40	1	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	-
System reserved (Used for REALOS)	65	41	-	2F8 <sub>H</sub>	000FFEF8 <sub>H</sub>	-
Used with the INT instruction.	66   255	42   FF	-	2F4 <sub>Н</sub>   000 <sub>Н</sub>	000FFEF4 <sub>H</sub>   000FFC00 <sub>H</sub>	-

<sup>\*:</sup> It does not support the DMA transfer request by the interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

Document Number: 002-04669 Rev. \*D Page **147** of **254** 

<sup>\*1:</sup> The status of the multi-function serial interface does not support the DMA transfer by the I2C reception and FlexRay.

<sup>\*2:</sup> The reload timer ch.4 to ch.7 does not support the DMA transfer by the interrupt.

<sup>\*3:</sup> The PPG ch.24 to ch.87 does not support the DMA transfer by the interrupt.



- \*4: The clock calibration unit does not support the DMA transfer by the interrupt.
- \*5: The 32-bit free-run timer ch.3 to ch.10 does not support the DMA transfer by the interrupt.
- \*6: It does not support the DMA transfer by the external low-voltage detection interrupt.
- \*7: It does not support the DMA transfer by the FlexRay interrupt.
- \*8: It does not support the DMA transfer by the FlexRay timer interrupt.
- \*9: REALOS is a trademark of Cypress.

Document Number: 002-04669 Rev. \*D Page **148** of **254** 



MB91F52xU (176pin)

MB91F52xU (176pin)									
Interwent factor		errupt mber	Interrupt	Offset	Default address for	RN			
Interrupt factor	Decimal	Hexa- decimal	level		TBR	*			
Reset	0	0	-	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	-			
System reserved	1	1	-	3F8 <sub>H</sub>	000FFFF8 <sub>н</sub>	-			
System reserved	2	2	-	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	-			
System reserved	3	3	-	3F0 <sub>H</sub>	000FFFF0 <sub>н</sub>	-			
System reserved	4	4	-	3ЕСн	000FFFEC <sub>H</sub>	-			
FPU exception	5	5	_	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	-			
Exception of instruction access protection violation	6	6	_	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	-			
Exception of data access protection violation	7	7	-	3E0 <sub>н</sub>	000FFFE0 <sub>н</sub>	-			
Data access error interrupt	8	8	-	3DC <sub>H</sub>	000FFFDC <sub>H</sub>	_			
INTE instruction	9	9	-	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	_			
Instruction break	10	0A	_	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	_			
System reserved	11	0B	-	3D0 <sub>H</sub>	000FFFD0 <sub>н</sub>	_			
System reserved	12	0C	-	3СС <sub>н</sub>	000FFFCC <sub>H</sub>	_			
System reserved	13	0D	-	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	-			
Exception of illegal instruction	14	0E	-	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	_			
NMI request					000FFFC0 <sub>H</sub>				
Error generation at internal bus diagnosis			15(F <sub>H</sub> ) Fixed						
XBS RAM double-bit error detection	<b>-</b>								
Backup RAM double-bit error detection	15	0F				-			
AHB RAM double-bit error detection									
TPU violation									
External interrupt 0-7	16	10	ICR00	3ВС <sub>н</sub>	000FFFBC <sub>H</sub>	0			
External interrupt 8-15									
External low-voltage detection interrupt	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	1* <sup>6</sup>			
Reload timer 0/1/4/5	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	2* <sup>2</sup>			
Reload timer 2/3/6/7	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3* <sup>2</sup>			
Multi-function serial interface ch.0 (reception completed) Multi-function serial interface	20	14	ICR04	ЗАСн	000FFFAC <sub>H</sub>	4* <sup>1</sup>			
ch.0 (status)									
Multi-function serial interface ch.0 (transmission completed)	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	5* <sup>1</sup>			
Multi-function serial interface ch.1 (reception completed) Multi-function serial interface ch.1 (status)	- 22	16	ICR06	3А4н	000FFFA4 <sub>н</sub>	6* <sup>1</sup>			
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3А0н	000FFFA0 <sub>н</sub>	7* <sup>1</sup>			
Multi-function serial interface ch.2 (reception completed) Multi-function serial interface ch.2 (status)	24	18	ICR08	39Сн	000FFF9C <sub>H</sub>	8* <sup>1</sup>			



		Interrupt			Default	DN
Interrupt factor	nui	mber Hexa-	Interrupt level	Offset		RN *
	Decimal	decimal	ievei		TBR	
Multi-function serial interface	25	19	ICR09	398 <sub>H</sub>	000FFF98 <sub>H</sub>	9* <sup>1</sup>
ch.2 (transmission completed)			101100	00011	00011100	
Multi-function serial interface						
ch.3 (reception completed)	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>H</sub>	10* <sup>1</sup>
Multi-function serial interface ch.3 (status)						
Multi-function serial interface						
ch.3 (transmission completed)	27	1B	ICR11	390н	000FFF90 <sub>н</sub>	11
Multi-function serial interface						
ch.4 (reception completed)	20	10	ICD12	200	0005550	12* <sup>1</sup>
Multi-function serial interface	28	1C	ICR12	38C <sub>H</sub>	000FFF8C <sub>H</sub>	12"
ch.4 (status)						
Multi-function serial interface	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>H</sub>	13
ch.4 (transmission completed)			101110	ОООП	00011100 <sub>H</sub>	
Multi-function serial interface						
ch.5 (reception completed)	30	1E	ICR14	384 <sub>H</sub>	000FFF84 <sub>H</sub>	14* <sup>1</sup>
Multi-function serial interface ch.5 (status)						
Multi-function serial interface						
ch.5 (transmission completed)	21	1F	ICR15	380н	000FFF80 <sub>H</sub>	15* <sup>7</sup>
FlexRay0	31	IF	101113	300H	UUUFFFOUH	15"
Multi-function serial interface						
ch.6 (reception completed)			ICR16	37C <sub>H</sub>		
Multi-function serial interface	32	20			000FFF7C <sub>H</sub>	16* <sup>1</sup>
ch.6 (status)						.0
FlexRay1						
Multi-function serial interface						
ch.6 (transmission completed)	33	21	ICR17	378 <sub>H</sub>	000FFF78 <sub>н</sub>	17* <sup>8</sup>
FlexRay timer 0						
CAN0						
CAN3	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>H</sub>	-
FlexRay timer 1						
CAN1						
RAM diagnosis completed	_					
RAM initialization completed	4					
Error generation at RAM diagnosis	_					
Backup RAM diagnosis completed						
Backup RAM initialization completed	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>H</sub>	_
Error generation at Backup RAM diagnosis	] 33	23	ICIXIS	37 OH	00011170 <sub>H</sub>	_
AHB RAM diagnosis completed						
AHB RAM initialization completed						
Error generation at AHB RAM diagnosis	_					
CAN4						
CAN2						
Up/down counter 0						
Up/down counter 1	36	24	ICR20	36C <sub>H</sub>	000FFF6С <sub>н</sub>	-
CAN5	1					
FlexRay PLL gear/FlexRay PLL alarm						
Real time clock	37	25	ICR21	368 <sub>H</sub>	000FFF68 <sub>н</sub>	_
	J				300	

Document Number: 002-04669 Rev. \*D Page **150** of **254** 



		errupt mber	Interrupt	05	Default	RN
Interrupt factor	Decimal	Heya-	level	Offset	address for TBR	*
Multi-function serial interface ch.7 (reception completed) Multi-function serial interface ch.7 (status)	- 38	26	ICR22	364 <sub>H</sub>	000FFF64 <sub>H</sub>	22*1
16-bit free-run timer 0 ("0" detection) / (compare clear) Multi-function serial interface ch.7 (transmission completed)	39	27	ICR23	360н	000FFF60 <sub>н</sub>	23
PPG0/1/10/11/20/21/30/31/40/41 16-bit free-run timer 1 ("0" detection) / (compare clear)	40	28	ICR24	35C <sub>H</sub>	000FFF5С <sub>н</sub>	24* <sup>3</sup>
PPG2/3/12/13/22/23/32/33/42/43 16-bit free-run timer 2 ("0" detection) / (compare clear)	41	29	ICR25	358н	000FFF58 <sub>Н</sub>	25* <sup>3</sup>
PPG4/5/14/15/24/25/34/35/44/45	42	2A	ICR26	354н	000FFF54 <sub>H</sub>	26* <sup>3</sup>
PPG6/7/16/17/26/27/36/37/46/47	43	2B	ICR27	350 <sub>H</sub>	000FFF50 <sub>H</sub>	27* <sup>3</sup>
PPG8/9/18/19/28/29/38/39	44	2C	ICR28	34C <sub>H</sub>	000FFF4C <sub>H</sub>	28* <sup>3</sup>
Multi-function serial interface ch.8 (reception completed) Multi-function serial interface ch.8 (status) 16-bit ICU 0 (fetching) / 16-bit ICU 1 (fetching)	45	2D	ICR29	348н	000FFF48 <sub>H</sub>	29*1
Main timer Sub timer PLL timer Multi-function serial interface ch.8 (transmission completed) 16-bit ICU 2 (fetching) /16-bit ICU 3 (fetching)	- 46	2E	ICR30	344н	000FFF44 <sub>H</sub>	30
Clock calibration unit (Sub oscillation)  Multi-function serial interface ch.9 (reception completed)  Multi-function serial interface ch.9 (status)	47	2F	ICR31	340н	000FFF40 <sub>Н</sub>	31* <sup>1</sup> * <sup>4</sup>
A/D converter 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16 17/18/19/20/21/22/23/24/25/26/27/28/29/30/31	48	30	ICR32	33C <sub>H</sub>	000FFF3С <sub>н</sub>	32
Clock calibration unit (CR oscillation)  Multi-function serial interface ch.9 (transmission completed) 16-bit OCU 0 (match) / 16-bit OCU 1 (match)	49	31	ICR33	338 <sub>H</sub>	000FFF38 <sub>H</sub>	33
32-bit free-run timer 4 16-bit OCU 2 (match) / 16-bit OCU 3 (match)	50	32	ICR34	334н	000FFF34 <sub>н</sub>	34* <sup>5</sup>
32-bit free-run timer 3/5 16-bit OCU 4 (match) / 16-bit OCU 5 (match)	- 51	33	ICR35	330 <sub>H</sub>	000FFF30 <sub>н</sub>	35* <sup>5</sup>
32-bit ICU6 (fetching /measurement)  Multi-function serial interface ch.10 (reception completed)  Multi-function serial interface ch.10 (status)	52	34	ICR36	32Сн	000FFF2C <sub>H</sub>	36* <sup>1</sup>
32-bit ICU7 (fetching /measurement) Multi-function serial interface ch.10 (transmission completed)	53	35	ICR37	328 <sub>H</sub>	000FFF28 <sub>H</sub>	37

Document Number: 002-04669 Rev. \*D Page **151** of **254** 



Interrupt factor		errupt mber	Interrupt level	Offset	Default address for TBR	RN
Interrupt factor	Decimal	Hexa- decimal		Onset		*
32-bit ICU8 (fetching /measurement)						
Multi-function serial interface ch.11 (reception completed) Multi-function serial interface	54	36	ICR38	324 <sub>H</sub>	000FFF24 <sub>н</sub>	38* <sup>1</sup>
ch.11 (status)						
32-bit ICU9 (fetching /measurement)						
WG dead timer underflow 0 / 1/ 2	1	0.7	10000	000	00055500	00
WG dead timer reload 0 / 1/ 2	55	37	ICR39	320 <sub>H</sub>	000FFF20 <sub>H</sub>	39
WG DTTI 0						
32-bit ICU4 (fetching /measurement)						
Multi-function serial interface ch.11 (transmission completed)	56	38	ICR40	31C <sub>H</sub>	000FFF1С <sub>н</sub>	40
32-bit ICU5 (fetching /measurement)		00	10544	0.4.0	00055540	4.4
A/D converter 32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47	57	39	ICR41	318 <sub>H</sub>	000FFF18 <sub>н</sub>	41
32-bit OCU6/7/10/11 (match)	58	3A	ICR42	314 <sub>H</sub>	000FFF14 <sub>H</sub>	42
32-bit OCU8/9 (match)	59	3B	ICR43	310 <sub>H</sub>	000FFF10 <sub>н</sub>	43
Base timer 0 IRQ0	60	3C	ICR44	30C <sub>H</sub>	000FFF0C <sub>H</sub>	44
Base timer 0 IRQ1	00	30	ICR44	50H	000FFF0C <sub>H</sub>	44
Base timer 1 IRQ0						
Base timer 1 IRQ1	61	3D	ICR45	308 <sub>H</sub>	000FFF08 <sub>н</sub>	45* <sup>5</sup>
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 <sub>H</sub>	000FFF04 <sub>н</sub>	-
Delayed interrupt	63	3F	ICR47	300 <sub>H</sub>	000FFF00 <sub>H</sub>	-
System reserved (Used for REALOS)	64	40	-	2FC <sub>H</sub>	000FFEFС <sub>н</sub>	-
System reserved (Used for REALOS)	65	41	-	2F8 <sub>H</sub>	000FFEF8 <sub>H</sub>	-
Used with the INT instruction.	66   255	42   FF	-	2F4 <sub>H</sub>   000 <sub>H</sub>	000FFEF4 <sub>H</sub>   000FFC00 <sub>H</sub>	-

It does not support the DMA transfer request by the interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

- \*2: The reload timer ch.4 to ch.7 does not support the DMA transfer by the interrupt.
- \*3: The PPG ch.24 to ch.87 does not support the DMA transfer by the interrupt.
- \*4: The clock calibration unit does not support the DMA transfer by the interrupt.
- \*5: The 32-bit free-run timer ch.3 to ch.10 does not support the DMA transfer by the interrupt.
- \*6: It does not support the DMA transfer by the external low-voltage detection interrupt.
- \*7: It does not support the DMA transfer by the FlexRay interrupt.
- \*8: It does not support the DMA transfer by the FlexRay timer interrupt.

Document Number: 002-04669 Rev. \*D Page **152** of **254** 

<sup>\*1:</sup> The status of the multi-function serial interface does not support the DMA transfer by the I<sup>2</sup>C reception and FlexRay.



MB91F52xM (208pin)

MB91F52xM (208pin)  Interrupt factor		errupt mber	Interrupt	Offset	Default address for	RN
interrupt factor	Decimal	Hexa- decimal	level	Oliset	TBR	*
Reset	0	0	-	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	-
System reserved	1	1	-	3F8 <sub>H</sub>	000FFFF8 <sub>н</sub>	-
System reserved	2	2	-	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	-
System reserved	3	3	-	3F0 <sub>H</sub>	000FFFF0 <sub>н</sub>	-
System reserved	4	4	-	3ЕСн	000FFFEС <sub>н</sub>	-
FPU exception	5	5	_	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	-
Exception of instruction access protection violation	6	6	-	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	-
Exception of data access protection violation	7	7	-	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	-
Data access error interrupt	8	8	_	3DC <sub>H</sub>	000FFFDC <sub>H</sub>	-
INTE instruction	9	9	_	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	-
Instruction break	10	0A	_	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	-
System reserved	11	0B	_	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	_
System reserved	12	0C	_	3CC <sub>H</sub>	000FFFCC <sub>H</sub>	_
System reserved	13	0D	_	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	_
•	14	0E		3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	_
Exception of illegal instruction  NMI request	14	UE	-	304 <sub>H</sub>	000111 O4H	
•			Fixed			
Error generation at internal bus diagnosis  XBS RAM double-bit error detection		0F		3С0н		
Backup RAM double-bit error detection	15				000FFFC0 <sub>H</sub>	-
AHB RAM double-bit error detection						
TPU violation	10			200		
External interrupt 0-7	16	10	ICR00	3ВС <sub>н</sub>	000FFFBC <sub>H</sub>	0
External interrupt 8-15						6
External low-voltage detection interrupt	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8 <sub>н</sub>	1* <sup>6</sup>
External interrupt 16-23						
Reload timer 0/1/4/5	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>н</sub>	2* <sup>2</sup>
Reload timer 2/3/6/7	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3* <sup>2</sup>
Multi-function serial interface						
ch.0 (reception completed) Multi-function serial interface	20	14	ICR04	ЗАСн	000FFFAC <sub>н</sub>	4* <sup>1</sup>
ch.0 (status)						
Multi-function serial interface	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	5* <sup>1</sup>
ch.0 (transmission completed) Multi-function serial interface		- 10	101100	07 ton	000111710 <sub>H</sub>	
ch.1 (reception completed)						1
Multi-function serial interface	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>н</sub>	6* <sup>1</sup>
ch.1 (status)						
Multi-function serial interface ch.1 (transmission completed)	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>н</sub>	7* <sup>1</sup>
Multi-function serial interface						
ch.2 (reception completed)	24	18	ICR08	39C <sub>H</sub>	000FFF9C <sub>H</sub>	8* <sup>1</sup>
Multi-function serial interface		10	101100	USOH	3007 1 1 30H	5
ch.2 (status)						



Indonesia forta-		rrupt nber	Interrupt	Offcot	Default et address for TBR	RN
Interrupt factor	Decimal	Hova	level	Offset		*
Multi-function serial interface ch.2 (transmission completed)	25	19	ICR09	398н	000FFF98 <sub>н</sub>	9* <sup>1</sup>
Multi-function serial interface ch.3 (reception completed) Multi-function serial interface	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>H</sub>	10* <sup>1</sup>
ch.3 (status) Multi-function serial interface ch.3 (transmission completed)	27	1B	ICR11	390н	000FFF90 <sub>н</sub>	11
Multi-function serial interface ch.4/ ch.12 (reception completed) Multi-function serial interface ch.4/ ch.12 (status)	28	1C	ICR12	38C <sub>H</sub>	000FFF8C <sub>H</sub>	12* <sup>1</sup>
Multi-function serial interface ch.4/ ch.12 (transmission completed)	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>H</sub>	13
Multi-function serial interface ch.5/ ch.13 (reception completed) Multi-function serial interface ch.5/ ch.13 (status)	30	1E	ICR14	384 <sub>H</sub>	000FFF84 <sub>H</sub>	14* <sup>1</sup>
Multi-function serial interface ch.5/ ch.13 (transmission completed) FlexRay0	31	1F	ICR15	380 <sub>H</sub>	000FFF80 <sub>н</sub>	15* <sup>7</sup>
Multi-function serial interface ch.6/ ch.14 (reception completed) Multi-function serial interface ch.6/ ch.14 (status) FlexRay1	32	20	ICR16	37C <sub>H</sub>	000FFF7C <sub>H</sub>	16* <sup>1</sup>
Multi-function serial interface ch.6/ ch.14 (transmission completed) FlexRay timer 0	33	21	ICR17	378н	000FFF78 <sub>H</sub>	17* <sup>8</sup>
CAN0 CAN3 Elex Pay timer 1	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>H</sub>	-
FlexRay timer 1 CAN1 RAM diagnosis completed RAM initialization completed Error generation at RAM diagnosis Backup RAM diagnosis completed Backup RAM initialization completed Error generation at Backup RAM diagnosis AHB RAM diagnosis completed AHB RAM initialization completed Error generation at AHB RAM diagnosis CAN4	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>H</sub>	-
CAN2 Up/down counter 0/2 Up/down counter 1/3 CAN5 FlexRay PLL gear/FlexRay PLL alarm	36	24	ICR20	36Сн	000FFF6Сн	-
Real time clock	37	25	ICR21	368 <sub>H</sub>	000FFF68 <sub>н</sub>	-

Document Number: 002-04669 Rev. \*D Page **154** of **254** 



Interrunt factor		rrupt nber	Interrupt	055	Default	RN
Interrupt factor	Decimal	Hexa- decimal	level	Offset	address for TBR	*
Multi-function serial interface						
ch.7/ ch.15 (reception completed)	38	26	ICR22	364н	000FFF64 <sub>н</sub>	22* <sup>1</sup>
Multi-function serial interface				00.11	00011104H	
ch.7/ ch.15 (status)						
16-bit free-run timer 0 ("0" detection) / (compare clear) Multi-function serial interface	39	27	ICR23	360 <sub>H</sub>	000FFF60 <sub>н</sub>	23
ch.7/ ch.15 (transmission completed)	39	21	ICKZS	300H	OUOFFFOOH	23
PPG0/1/10/11/20/21/30/31/40/41/50/51/60/61						2
16-bit free-run timer 1 ("0" detection) / (compare clear)	40	28	ICR24	35C <sub>H</sub>	000FFF5С <sub>н</sub>	24* <sup>3</sup>
PPG2/3/12/13/22/23/32/33/42/43/52/53/62/63						
	41	29	ICR25	358 <sub>H</sub>	000FFF58 <sub>н</sub>	25* <sup>3</sup>
16-bit free-run timer 2 ("0" detection) / (compare clear)						3
PPG4/5/14/15/24/25/34/35/44/45/54/55	42	2A	ICR26	354 <sub>H</sub>	000FFF54 <sub>н</sub>	26* <sup>3</sup>
PPG6/7/16/17/26/27/36/37/46/47/56/57	43	2B	ICR27	350 <sub>H</sub>	000FFF50 <sub>н</sub>	27* <sup>3</sup>
PPG8/9/18/19/28/29/38/39/48/49/58/59	44	2C	ICR28	34C <sub>H</sub>	000FFF4C <sub>H</sub>	28* <sup>3</sup>
Multi-function serial interface						
ch.8/ ch.16 (reception completed)						
Multi-function serial interface	45	2D	ICR29	348 <sub>H</sub>	000FFF48 <sub>H</sub>	29* <sup>1</sup>
ch.8/ ch.16 (status)	-					
16-bit ICU 0 (fetching) / 16-bit ICU 1 (fetching)						
Main timer						
Sub timer	_					
PLL timer	46	2E	ICR30	344 <sub>H</sub>	000FFF44 <sub>H</sub>	30
Multi-function serial interface ch.8/ ch.16 (transmission completed)						
16-bit ICU 2 (fetching) /16-bit ICU 3 (fetching)	1					
Clock calibration unit (Sub oscillation)						
Multi-function serial interface	1					
ch.9/ ch.17 (reception completed)	47	2F	ICR31	340 <sub>H</sub>	000FFF40 <sub>H</sub>	31* <sup>1</sup> * <sup>4</sup>
Multi-function serial interface	-					
ch.9/ ch.17 (status)						
A/D converter 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16	48	30	ICR32	33C <sub>H</sub>	000FFF3С <sub>н</sub>	32
17/18/19/20/21/22/23/24/25/26/27/28/29/30/31	70		101102	ооон	00011130 <sub>H</sub>	32
Clock calibration unit (CR oscillation)						
Multi-function serial interface	49	31	ICR33	338 <sub>H</sub>	000FFF38 <sub>н</sub>	33
ch.9/ ch.17 (transmission completed)						
16-bit OCU 0 (match) / 16-bit OCU 1 (match)						
32-bit free-run timer 4/6/8/10	50	32	ICR34	334 <sub>H</sub>	000FFF34 <sub>н</sub>	34* <sup>5</sup>
16-bit OCU 2 (match) / 16-bit OCU 3 (match)						
32-bit free-run timer 3/5/7/9 16-bit OCU 4 (match) / 16-bit OCU 5 (match)	51	33	ICR35	330 <sub>H</sub>	000FFF30 <sub>н</sub>	35* <sup>5</sup>
32-bit ICU6 (fetching /measurement)						
Multi-function serial interface	1					
ch.10/ ch.18 (reception completed)	52	34	ICR36	32C <sub>H</sub>	000FFF2C <sub>H</sub>	36* <sup>1</sup>
Multi-function serial interface	1					
ch.10/ ch.18 (status)						
32-bit ICU7 (fetching /measurement)	l l	<b>.</b> -				
Multi-function serial interface	53	35	ICR37	328 <sub>H</sub>	000FFF28 <sub>н</sub>	37
ch.10/ ch.18 (transmission completed)						

Document Number: 002-04669 Rev. \*D Page **155** of **254** 



Interrupt factor		Interrupt number		Offset	Default address for	RN
interrupt factor	Decimal	Hexa- decimal	level	Oliset	TBR	*
32-bit ICU8 (fetching /measurement)						
Multi-function serial interface	T	00	10000	004	00055504	38* <sup>1</sup>
ch.11/ ch.19 (reception completed) Multi-function serial interface	54	36	ICR38	324 <sub>H</sub>	000FFF24 <sub>H</sub>	38"
ch.11/ ch.19 (status)						
32-bit ICU9 (fetching /measurement)						
WG dead timer underflow 0 / 1/ 2	┦	0=	10000	000	00055500	0.0
WG dead timer reload 0 / 1/ 2	55	37	ICR39	320 <sub>H</sub>	000FFF20 <sub>H</sub>	39
WG DTTI 0						
32-bit ICU4/10 (fetching /measurement)						
Multi-function serial interface ch.11/ ch.19 (transmission completed)	56	38	ICR40	31C <sub>H</sub>	000FFF1C <sub>H</sub>	40
32-bit ICU5/11 (fetching /measurement)						
A/D converter 32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47 48/49/50/51/52/53/54/55/56/57/58/59/60/61/62/63	57	39	ICR41	318 <sub>H</sub>	000FFF18 <sub>H</sub>	41
32-bit OCU6/7/10/11 (match)	58	3A	ICR42	314 <sub>H</sub>	000FFF14 <sub>н</sub>	42
32-bit OCU8/9/12/13 (match)	59	3B	ICR43	310 <sub>H</sub>	000FFF10 <sub>н</sub>	43
Base timer 0 IRQ0		00	100.44	222		4.4
Base timer 0 IRQ1	60	3C	ICR44	30C <sub>H</sub>	000FFF0C <sub>H</sub>	44
Base timer 1 IRQ0						
Base timer 1 IRQ1		20	10045	200	00055500	45* <sup>5</sup>
-	61	3D	ICR45	308 <sub>H</sub>	000FFF08 <sub>H</sub>	45**
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 <sub>H</sub>	000FFF04 <sub>H</sub>	-
Delayed interrupt	63	3F	ICR47	300н	000FFF00 <sub>н</sub>	-
System reserved (Used for REALOS)	64	40	-	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	-
System reserved (Used for REALOS)	65	41	-	2F8 <sub>H</sub>	000FFEF8 <sub>H</sub>	-
Used with the INT instruction.	66   255	42   FF	-	2F4 <sub>H</sub>   000 <sub>H</sub>	000FFEF4 <sub>H</sub>   000FFC00 <sub>H</sub>	-

t: It does not support the DMA transfer request by the interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

- \*2: The reload timer ch.4 to ch.7 does not support the DMA transfer by the interrupt.
- \*3: The PPG ch.24 to ch.87 does not support the DMA transfer by the interrupt.
- \*4: The clock calibration unit does not support the DMA transfer by the interrupt.
- \*5: The 32-bit free-run timer ch.3 to ch.10 does not support the DMA transfer by the interrupt.
- \*6: It does not support the DMA transfer by the external low-voltage detection interrupt.
- \*7: It does not support the DMA transfer by the FlexRay interrupt.
- '8: It does not support the DMA transfer by the FlexRay timer interrupt.

Document Number: 002-04669 Rev. \*D Page **156** of **254** 

<sup>\*1:</sup> The status of the multi-function serial interface does not support the DMA transfer by the I<sup>2</sup>C reception and FlexRay.



MB91F52xY (416pin)

MB91F52xY (416pin)	Into	rrunt	Ī	I		
		rrupt nber	Interrupt	0.55	Default	RN
Interrupt factor	Decimal	Hova-	level	Offset	address for TBR	*
Reset	0	0	-	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	-
System reserved	1	1	-	3F8 <sub>H</sub>	000FFFF8 <sub>н</sub>	-
System reserved	2	2	-	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	-
System reserved	3	3	-	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	-
System reserved	4	4	-	3ЕСн	000FFFEC <sub>H</sub>	_
FPU exception	5	5	-	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	-
Exception of instruction access protection violation	6	6	_	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	-
Exception of data access protection violation	7	7	_	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	_
Data access error interrupt	8	8	_	3DC <sub>H</sub>	000FFFDC <sub>H</sub>	_
INTE instruction	9	9	_	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	
Instruction break				1		-
	10	0A	-	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	-
System reserved	11	0B	-	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	-
System reserved	12	0C	-	3CC <sub>H</sub>	000FFFCC <sub>H</sub>	-
System reserved	13	0D	-	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	-
Exception of illegal instruction	14	0E	-	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	-
NMI request						
Error generation at internal bus diagnosis						
XBS RAM double-bit error detection	4-	0.5	15(F <sub>н</sub> )			
Backup RAM double-bit error detection	15	0F	Fixed	3С0н	000FFFC0 <sub>н</sub>	-
AHB RAM double-bit error detection						
TPU violation						
External interrupt 0-7	16	10	ICR00	3ВС <sub>н</sub>	000FFFBC <sub>H</sub>	0
External interrupt 8-15						
External low-voltage detection interrupt	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8н	1* <sup>6</sup>
External interrupt 16-23						
Reload timer 0/1/4/5	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	2* <sup>2</sup>
Reload timer 2/3/6/7	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3* <sup>2</sup>
Multi-function serial interface	- 10		101100	ODON	000111 D0H	
ch.0 (reception completed)	20	14	ICR04	3AC <sub>H</sub>	000FFFAC <sub>H</sub>	4* <sup>1</sup>
Multi-function serial interface	20	'-	101104	JACH	OUDITIACH	7
ch.0 (status) Multi-function serial interface						- 1
ch.0 (transmission completed)	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	5* <sup>1</sup>
Multi-function serial interface						
ch.1 (reception completed) Multi-function serial interface	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>н</sub>	6* <sup>1</sup>
ch.1 (status)						
Multi-function serial interface	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	7* <sup>1</sup>
ch.1 (transmission completed)	20	17	101107	0, 10H	JUUI I AUH	'
Multi-function serial interface ch.2 (reception completed)						1
Multi-function serial interface	24	18	ICR08	39C <sub>H</sub>	000FFF9C <sub>H</sub>	8* <sup>1</sup>
ch.2 (status)						



		rrupt nber	Interrupt		Default	RN
Interrupt factor	Decimal	Hova	level	Offset	address for TBR	*
Multi-function serial interface	25	19	ICR09	398 <sub>H</sub>	000FFF98 <sub>H</sub>	9* <sup>1</sup>
ch.2 (transmission completed)			101100	00011	00011100	Ů
Multi-function serial interface						
ch.3 (reception completed)  Multi-function serial interface	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>н</sub>	10* <sup>1</sup>
ch.3 (status)						
Multi-function serial interface		45	100.44	000	00055500	4.4
ch.3 (transmission completed)	27	1B	ICR11	390н	000FFF90 <sub>н</sub>	11
Multi-function serial interface						
ch.4/ ch.12 (reception completed)	28	1C	ICR12	38C <sub>H</sub>	000FFF8С <sub>н</sub>	12* <sup>1</sup>
Multi-function serial interface			101112	00011	0001110011	-
ch.4/ ch.12 (status)  Multi-function serial interface						
ch.4/ ch.12 (transmission completed)	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>H</sub>	13
Multi-function serial interface						
ch.5/ ch.13 (reception completed)	20	45	10044	204	00055504	14* <sup>1</sup>
Multi-function serial interface	30	1E	ICR14	384 <sub>H</sub>	000FFF84 <sub>н</sub>	14*
ch.5/ ch.13 (status)						
Multi-function serial interface						
ch.5/ ch.13 (transmission completed)	31	1F	ICR15	380н	000FFF80 <sub>Н</sub>	15* <sup>7</sup>
FlexRay0						
Multi-function serial interface						
ch.6/ ch.14 (reception completed)	_					1
Multi-function serial interface ch.6/ ch.14 (status)	32	20	ICR16	37C <sub>H</sub>	000FFF7C <sub>H</sub>	16* <sup>1</sup>
FlexRay1						
Multi-function serial interface						
ch.6/ ch.14 (transmission completed)	33	21	ICR17	378 <sub>H</sub>	000FFF78 <sub>н</sub>	17* <sup>8</sup>
FlexRay timer 0			101117	0,04	00011170H	.,
CAN0						
CAN3	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>H</sub>	-
FlexRay timer 1						
CAN1						
RAM diagnosis completed						
RAM initialization completed						
Error generation at RAM diagnosis	_					
Backup RAM diagnosis completed						
Backup RAM initialization completed	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>H</sub>	
Error generation at Backup RAM diagnosis	35	23	ICK 19	370H	UUUFFF/U <sub>H</sub>	-
AHB RAM diagnosis completed						
AHB RAM initialization completed						
Error generation at AHB RAM diagnosis						
CAN4						
CAN2	+					
Up/down counter 0/2						
Up/down counter 1/3	36	24	ICR20	36C <sub>H</sub>	000FFF6Сн	-
CAN5	7					
FlexRay PLL gear/FlexRay PLL alarm						
Real time clock	37	25	ICR21	368 <sub>H</sub>	000FFF68 <sub>H</sub>	-
				11		

Document Number: 002-04669 Rev. \*D Page **158** of **254** 



		rrupt nber	Intorrunt		Default	RN
Interrupt factor	Decimal	Hexa- decimal	level	Offset	address for TBR	*
Multi-function serial interface ch.7/ ch.15 (reception completed)	- 38	26	ICR22	264	000FFF64 <sub>H</sub>	22* <sup>1</sup>
Multi-function serial interface ch.7/ ch.15 (status)	30	20	ICR22	364 <sub>H</sub>	000FFF04 <sub>H</sub>	22
16-bit free-run timer 0 ("0" detection) / (compare clear) Multi-function serial interface ch.7/ ch.15 (transmission completed)	39	27	ICR23	360н	000FFF60 <sub>н</sub>	23
PPG 0/1/10/11/20/21/30/31/40/41/50/51/60/61/70/71/80/81 16-bit free-run timer 1 ("0" detection) / (compare clear)	40	28	ICR24	35Сн	000FFF5С <sub>н</sub>	24* <sup>3</sup>
PPG 2/3/12/13/22/23/32/33/42/43/52/53/62/63/72/73/82/83	41	29	ICR25	358 <sub>H</sub>	000FFF58 <sub>н</sub>	25* <sup>3</sup>
16-bit free-run timer 2 ("0" detection) / (compare clear) PPG	42	2A	ICR26	354 <sub>H</sub>	000FFF54 <sub>н</sub>	26* <sup>3</sup>
4/5/14/15/24/25/34/35/44/45/54/55/64/65/74/75/84/85 PPG 6/7/16/17/26/27/36/37/46/47/56/57/66/67/76/77/86/87	43	2B	ICR27	350 <sub>H</sub>	000FFF50 <sub>н</sub>	27* <sup>3</sup>
PPG 8/9/18/19/28/29/38/39/48/49/58/59/68/69/78/79	44	2C	ICR28	34C <sub>H</sub>	000FFF4C <sub>H</sub>	28* <sup>3</sup>
Multi-function serial interface ch.8/ ch.16 (reception completed) Multi-function serial interface ch.8/ ch.16 (status) 16-bit ICU 0 (fetching) / 16-bit ICU 1 (fetching)	45	2D	ICR29	348н	000FFF48 <sub>Н</sub>	29* <sup>1</sup>
Main timer Sub timer PLL timer Multi-function serial interface ch.8/ ch.16 (transmission completed) 16-bit ICU 2 (fetching) /16-bit ICU 3 (fetching)	46	2E	ICR30	344 <sub>H</sub>	000FFF44 <sub>H</sub>	30
Clock calibration unit (Sub oscillation)  Multi-function serial interface ch.9/ ch.17 (reception completed)  Multi-function serial interface ch.9/ ch.17 (status)	47	2F	ICR31	340 <sub>H</sub>	000FFF40 <sub>H</sub>	31* <sup>1</sup> * <sup>4</sup>
A/D converter 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16 17/18/19/20/21/22/23/24/25/26/27/28/29/30/31	48	30	ICR32	33Сн	000FFF3C <sub>H</sub>	32
Clock calibration unit (CR oscillation)  Multi-function serial interface ch.9/ ch.17 (transmission completed) 16-bit OCU 0 (match) / 16-bit OCU 1 (match)	49	31	ICR33	338 <sub>H</sub>	000FFF38 <sub>H</sub>	33
32-bit free-run timer 4/6/8/10 16-bit OCU 2 (match) / 16-bit OCU 3 (match)	50	32	ICR34	334 <sub>H</sub>	000FFF34 <sub>H</sub>	34* <sup>5</sup>
32-bit free-run timer 3/5/7/9 16-bit OCU 4 (match) / 16-bit OCU 5 (match)	- 51	33	ICR35	330н	000FFF30 <sub>Н</sub>	35* <sup>5</sup>
32-bit ICU6 (fetching /measurement)  Multi-function serial interface ch.10/ ch.18 (reception completed)  Multi-function serial interface ch.10/ ch.18 (status)	52	34	ICR36	32Сн	000FFF2C <sub>H</sub>	36* <sup>1</sup>
32-bit ICU7 (fetching /measurement) Multi-function serial interface ch.10/ ch.18 (transmission completed)	53	35	ICR37	328 <sub>H</sub>	000FFF28 <sub>H</sub>	37

Document Number: 002-04669 Rev. \*D

Page **159** of **254** 



Interrupt factor		rrupt nber	Interrupt	Offeet	Default address for	RN
interrupt factor	Decimal	Hexa- decimal	level	Oliset	TBR	*
32-bit ICU8 (fetching /measurement)						
Multi-function serial interface	54	36	ICR38	324н	000FFF24 <sub>н</sub>	38* <sup>1</sup>
ch.11/ ch.19 (reception completed) Multi-function serial interface	- 54	30	ICKS	324 <sub>H</sub>	000FFF24 <sub>H</sub>	30
ch.11/ ch.19 (status)						
32-bit ICU9 (fetching /measurement)						
WG dead timer underflow 0 / 1/ 2		0.7	IODAA	200	00055500	20
WG dead timer reload 0 / 1/ 2	55	37	ICR39	320 <sub>H</sub>	000FFF20 <sub>н</sub>	39
WG DTTI 0						
32-bit ICU4/10 (fetching /measurement)						
Multi-function serial interface ch.11/ ch.19 (transmission completed)	56	38	ICR40	31C <sub>H</sub>	000FFF1С <sub>н</sub>	40
32-bit ICU5/11 (fetching /measurement)						
A/D converter 32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47 48/49/50/51/52/53/54/55/56/57/58/59/60/61/62/63	57	39	ICR41	318 <sub>H</sub>	000FFF18 <sub>H</sub>	41
32-bit OCU6/7/10/11 (match)	58	3A	ICR42	314 <sub>H</sub>	000FFF14 <sub>H</sub>	42
32-bit OCU8/9/12/13 (match)	59	3B	ICR43	310 <sub>H</sub>	000FFF10 <sub>H</sub>	43
Base timer 0 IRQ0	00	200	100.44	200	00055500	4.4
Base timer 0 IRQ1	60	3C	ICR44	30C <sub>H</sub>	000FFF0C <sub>H</sub>	44
Base timer 1 IRQ0						
Base timer 1 IRQ1		0.0	100.45	200	00055500	45* <sup>5</sup>
-	61	3D	ICR45	308 <sub>H</sub>	000FFF08 <sub>н</sub>	45"
-						
DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304 <sub>H</sub>	000FFF04 <sub>H</sub>	-
Delayed interrupt	63	3F	ICR47	300 <sub>H</sub>	000FFF00 <sub>н</sub>	-
System reserved (Used for REALOS)	64	40	-	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	-
System reserved (Used for REALOS)	65	41	-	2F8 <sub>H</sub>	000FFEF8 <sub>H</sub>	-
Used with the INT instruction.	66   255	42   FF	-	2F4 <sub>H</sub>   000 <sub>H</sub>	000FFEF4 <sub>H</sub>   000FFC00 <sub>H</sub>	-

<sup>\*:</sup> It does not support the DMA transfer request by the interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

- \*2: The reload timer ch.4 to ch.7 does not support the DMA transfer by the interrupt.
- \*3: The PPG ch.24 to ch.87 does not support the DMA transfer by the interrupt.
- \*4: The clock calibration unit does not support the DMA transfer by the interrupt.
- \*5: The 32-bit free-run timer ch.3 to ch.10 does not support the DMA transfer by the interrupt.
- \*6: It does not support the DMA transfer by the external low-voltage detection interrupt.
- \*7: It does not support the DMA transfer by the FlexRay interrupt.
- \*8: It does not support the DMA transfer by the FlexRay timer interrupt.

Document Number: 002-04669 Rev. \*D Page **160** of **254** 

<sup>\*1:</sup> The status of the multi-function serial interface does not support the DMA transfer by the I<sup>2</sup>C reception and FlexRay.



#### 11. Electrical Characteristics

**Absolute Maximum Ratings** 

ь	arameter	Symbol	Ra	ting	Unit	Remarks
P	arameter	Symbol	Min	Max	Unit	Remarks
Davier aventur	*1,*2	V <sub>CC</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	
Power supply		$V_{CCE}$	V <sub>SS</sub> -0.3	$V_{CC}$	V	
Analog power	supply voltage *1,*2	$AV_{CC}$	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	AVRH ≤ AV <sub>CC</sub> ≤ V <sub>CC</sub>
Analog referen	ce voltage *1	AVRH	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6.0	V	AVRH ≤ AV <sub>CC</sub>
Input voltage *	1		$V_{SS}$ -0.3	V <sub>CC</sub> +0.3	V	When VCCE pin is a power
input voitage		V <sub>I</sub>	$V_{SS}$ -0.3	V <sub>CCE</sub> +0.3	V	supply *9
			$V_{SS}$ -0.3	V <sub>CC</sub> +0.3	V	
Analog pin inp		$V_{IA5}$	V <sub>SS</sub> -0.3	V <sub>CCE</sub> +0.3	V	When VCCE pin is a power supply *9
Output voltage	*1	Vo	$V_{SS}$ -0.3	V <sub>CC</sub> +0.3	V	
Maximum clam	np current	I <sub>CLAMP</sub>	-	4.0	mA	*6
Total maximum	n clamp current	Σ I <sub>CLAMP</sub>	-	20	mA	*6
"I " lovel mavin	num output current *3	I <sub>OL1</sub>	-	15	mA	
L level maxim	ium output current	I <sub>OL2</sub>	-	30	mA	
"I " lovel avere	ge output current *4	I <sub>OLAV1</sub>	-	4	mA	*13
L level average	ge output current	I <sub>OLAV2</sub>	-	12	mA	*14
"I " lovol total a	output current *5	$\Sigma I_{OL1}$	-	100	mA	
L level total o	output current	$\Sigma I_{OL2}$	-	120	mA	
"L" lovel mavin	num output current*3	I <sub>OH1</sub>	-	-15	mA	
n levelillaxii	num output current	I <sub>OH2</sub>	-	-30	mA	
"L" lovel evere	ge output current*4	I <sub>OHAV1</sub>	-	-4	mA	*13
n level avela	ge output current	I <sub>OHAV2</sub>	-	-12	mA	*14
"H" lovel total	output current *5	ΣI <sub>OH1</sub>	-	-100	mA	
ii level lolai (	output current	ΣI <sub>OH2</sub>	-	-120	mA	
	T <sub>A</sub> : -40°C to +105°C		-	990	mW	*8
Power		$P_{D}$	-	990	mW	*8, *10
consumption T <sub>A</sub> : -40°C to +125°C		FD	-	780	mW	*8, *12
	•			755	mW	*8, *11
Operating tom	nerature	T <sub>A</sub>	-40	+105	°C	
Operating term	Operating temperature		-40	+125	°C	*7
Storage tempe	rature	Tstg	-55	+150	°C	

<sup>\*1:</sup> These parameters are based on the condition that V<sub>SS</sub>=AV<sub>SS</sub>=0.0V

Document Number: 002-04669 Rev. \*D Page **161** of **254** 

<sup>\*2:</sup> Caution must be taken that AV<sub>CC</sub>, AVRH and V<sub>CCE</sub> do not exceed V<sub>CC</sub> upon power-on and under other circumstances.

<sup>\*3:</sup> The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

<sup>\*4:</sup> The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current × the operation ratio.

<sup>\*5:</sup> The total output current is defined as the maximum current value flowing through all of corresponding pins.



- \*6: Corresponding pins: all general-purpose ports except P035, 041, 093, 122, P222, P227, P232 and P236.
  - · Use within recommended operating conditions.
  - · Use at DC voltage (current).
  - · The + B signal should always be applied by connecting a limiting resistor between the + B signal and the microcontroller.
- · The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values

at any time regardless of instantaneously or constantly when the + B signal is input.

- · Note that when the microcontroller drive current is low, such as in the low power consumption modes, the + B input potential can increase the potential at the V<sub>CC</sub> pin via a protective diode, possibly affecting other devices.
- · Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin,

the microcontroller may operate incompletely.

· Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function

in the power supply voltage.

- · Do not leave + B input pins open.
- \*7: When it is used under this condition, contact your sales representative.
- \*8: It is a standard when four-layer substrate is used.
- \*9: Please see to the item of "Product lineup" for details.
- \*10: It is a condition that can be used by limiting the product type of LES144, LEP176, LER208, and PAB416.
- \*11: It is a condition that can be used by the package limitation of LQS144 and LQP176.
- \*12: It is a condition that can be used by limiting the package of LQR208.
- \*13: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106.
- \*14: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.

Protective diode

Limiting resistor current

+B input (12 to 16V)

#### <WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

Document Number: 002-04669 Rev. \*D Page **162** of **254** 



#### 12. Recommended Operating Conditions

 $(V_{SS}=AV_{SS}=0.0V)$ 

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
	V <sub>CC</sub>	4.5	5.5	٧	Recommended operation guarantee range (When 5.0V is used)
Power supply voltage	$V_{CCE}$ $AV_{CC}$	3.0	3.6	>	Recommended operation guarantee range (When 3.3V is used)
		2.7	5.5	V	Operation guarantee range <sup>*1</sup>
Smoothing capacitor *2	Cs		.7 vithin ±50%)	μF	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than $C_{\rm S}$ as the smoothing capacitor on the VCC pin.
Operating temperature	т	-40	+105	°C	
Operating temperature	T <sub>A</sub>	-40	+125	°C	*3


<sup>\*1:</sup> When it is used outside recommended operation guarantee range (range of the operation guarantee),contact your sales representative.

The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V).

This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage.

Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

- \*2: See the following diagram for details on the connection of smoothing capacitor Cs.
- \*3: When it is used under this condition, contact your sales representative.



#### <WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

Document Number: 002-04669 Rev. \*D Page **163** of **254** 



#### 13. DC Characteristics

 $(T_{A}\text{: -40}^{\circ}\text{C to +105}^{\circ}\text{C}, \ V_{CC}\text{= AVcc=5.0V} \pm 10\% / \ V_{CC}\text{= AVcc=3.3V} \pm 0.3 \text{V }, V_{SS}\text{=AV}_{SS}\text{=0.0V})$ 

Davans ata:	Cumchal	Pin		Canditions		Value		l los!4	Domanica
Parameter	Symbol	name		Conditions	Min	Тур	Max	Unit	Remarks
				ng frequency F <sub>CP</sub> =128MHz, Fcpp=32MHz, *3 at normal operation	-	85	122	mA	
				ng frequency F <sub>CP</sub> =128MHz, Fcpp=32MHz, *3 at Flash write *2	-	95	135	mA	
			Operatir	ng frequency F <sub>CP</sub> =128MHz, Fcpp=32MHz, *3 at Flash erase *2	-	95	135	mA	
				ing frequency F <sub>CP</sub> =80MHz, Fcpp=40MHz, at normal operation	-	80	117	mA	
				ing frequency F <sub>CP</sub> =80MHz, =40MHz, at Flash write <sup>*2</sup>	-	90	130	mA	
	I <sub>CC</sub> 5		Operati	ing frequency F <sub>CP</sub> =80MHz, =40MHz, at Flash erase *2	-	90	130	mA	
		Operati	ing frequency F <sub>CP</sub> =64MHz, 2MHz, at normal operation	-	73	110	mA		
Power	ower		Operati	ing frequency F <sub>CP</sub> =64MHz, =32MHz, at Flash write *2	-	83	123	mA	
supply current		VCC	Operating frequency F <sub>CP</sub> =64MHz, Fcpp=32MHz, at Flash erase *2		-	83	123	mA	
			Operating frequency F <sub>CP</sub> =48MHz, Fcpp=24MHz, at normal operation		-	53	100	mA	
			Operati	ing frequency F <sub>CP</sub> =48MHz, =24MHz, at Flash write *2	-	63	113	mA	
			Operati	ing frequency F <sub>CP</sub> =48MHz, 24MHz, at Flash erase *2	-	63	113	mA	
	I <sub>CCS</sub> 5		Operati	ing frequency F <sub>CP</sub> =80MHz, 0MHz, at CPU sleep mode	-	57	94	mA	
	I <sub>CCBS</sub> 5		Operati	ing frequency F <sub>CP</sub> =80MHz, 40MHz, at bus sleep mode	-	39	79	mA	
				When using crystal 4MHz T <sub>A</sub> =+25°C <sup>*1</sup>	-	2000	3600		
Ісст5	Watch mode	When using built-in CR clock 50kHz, T <sub>A</sub> =+25°C <sup>*1</sup>	-	640	2440	μΑ			
				When using sub clock 32kHz, T <sub>A</sub> =+25°C <sup>*1</sup>	-	660	2460		
	I <sub>CCH</sub> 5		Stop mode	Stop T <sub>*</sub> =+25°C*1		640	2440	μΑ	

Document Number: 002-04669 Rev. \*D Page **164** of **254** 



Davamatan	Cumahal	Pin		anditions		Value		11	Damarka
Parameter	Symbol	name	C	onditions	Min	Тур	Max	Unit	Remarks
				When using crystal 4MHz T <sub>A</sub> =+25°C <sup>*1</sup>	-	1400	1600		LVD/
Power	I <sub>сст</sub> 52	V/00	Watch mode (power off)	When using built-in CR clock $50kHz$ , $T_A$ =+25°C $^{*1}$	-	63	203	μA	RTC operation, Backup RAM 16KB retention
supply current		VCC	,	When using sub clock 32kHz T <sub>A</sub> =+25°C <sup>*1</sup>	-	80	220		
	I <sub>CCH</sub> 52		Stop mode (power off)	T <sub>A</sub> =+25°C <sup>*1</sup>	-	60	200	μA	Backup RAM 16KB retention

Document Number: 002-04669 Rev. \*D Page **165** of **254** 



 $(T_A: -40^{\circ}C \ to \ +125^{\circ}C, \ V_{CC} = AVcc = 5.5V \pm 10\% / \ V_{CC} = AVcc = 3.3V \pm 0.3V \ , V_{SS} = AV_{SS} = 0.0V)$ 

D	0	Pin		0		Value		11	Damada
Parameter	Symbol	name		Conditions	Min	Тур	Max	Unit	Remarks
			F <sub>CP</sub> =12	perating frequency 28MHz, Fcpp=32MHz, *3 t normal operation	-	85	122	mA	
			O F <sub>CP</sub> =12	perating frequency 28MHz, Fcpp=32MHz, *3 at Flash write *2	-	95	135	mA	
			F <sub>CP</sub> =12	perating frequency 28MHz, Fcpp=32MHz, *3 at Flash erase *2	-	95	135	mA	
				ng frequency F <sub>CP</sub> =80MHz, p=40MHz, at normal operation	-	80	117	mA	
				ng frequency F <sub>CP</sub> =80MHz, 40MHz, at Flash write *2	-	90	130	mA	
	I <sub>CC</sub> 5			ng frequency F <sub>CP</sub> =80MHz, NOMHz, at Flash erase *2	-	90	130	mA	
	,	VCC		ng frequency F <sub>CP</sub> =64MHz, p=32MHz, at normal operation	-	73	110	mA	
			Operatin Fcpp=	-	83	123	mA		
Power supply			Operatin	-	83	123	mA		
current			Operatir Fcp	-	53	100	mA		
			Operatin Fcpp=	ı	63	113	mA		
				ng frequency F <sub>CP</sub> =48MHz, 24MHz, at Flash erase *2	-	63	113	mA	
	I <sub>CCS</sub> 5			ng frequency F <sub>CP</sub> =80MHz, =40MHz, at CPU sleep mode	-	57	94	mA	
	I <sub>CCBS</sub> 5			ng frequency F <sub>CP</sub> =80MHz, DMHz, at bus sleep mode	ı	39	79	mA	
				When using crystal 4MHz T <sub>A</sub> =+25°C <sup>*1</sup>	-	2000	3600		
	I <sub>CCT</sub> 5	Ісст5	Watch mode	When using built-in CR clock 50kHz $T_A$ =+25°C $^{*1}$	-	640	2440	μΑ	
	10010			When using sub clock 32kHz $T_A$ =+25°C $^{*1}$	-	660	2460		
	I <sub>CCH</sub> 5			T <sub>A</sub> =+25°C <sup>*1</sup>	-	640	2440	μΑ	

Document Number: 002-04669 Rev. \*D Page **166** of **254** 



Parameter	Symbol	Pin		Conditions		Value		Unit	Remarks	
Parameter	Symbol	name		Conditions		Тур	Тур Мах		Remarks	
				When using crystal 4MHz T <sub>A</sub> =+25°C <sup>*1</sup>	1	1400	1600		LVD/	
Dawas	I <sub>CCT</sub> 52		Watch mode (power	When using built-in CR clock 50kHz , T <sub>A</sub> =+25°C <sup>*1</sup>	1	63	203	μΑ	RTC operation, Backup RAM	
Power supply current		VCC	off)	When using sub clock 32kHz T <sub>A</sub> =+25°C <sup>*1</sup>	ı	80	220		16KB retention	
	I <sub>CCH</sub> 52		Stop mode (power off)	T <sub>A</sub> =+25°C <sup>*1</sup>	-	60	200	μΑ	Backup RAM 16KB retention	

<sup>\*1:</sup> It is a standard in BRAMSC (Backup RAM sleep control bit)=1(Enter the state of the sleep at the standby mode) condition.

Document Number: 002-04669 Rev. \*D Page **167** of **254** 

<sup>\*2:</sup> It is a prohibition two flash or more writing/erasing the flash and the WorkFlash for the internally stored program at the same time.

<sup>\*3:</sup> There is a frequency limitation by the product type. Please see "4. AC Characteristics" for details.



 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = AV_{CC} = 5.0V \pm 10\%/Vcc = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 

		AVCC-3.0V ± 1076/VCC-AV			Value		11.24	
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
Input leak current	I <sub>IL</sub>	All input pins	V <sub>CC</sub> =AV <sub>CC</sub> =5.5V V <sub>SS</sub> <v<sub>I<v<sub>CC</v<sub></v<sub>	-5	ı	5	μA	
Input capacitance 1	C <sub>IN1</sub>	Other than VCC,VCCE, VSS, AVCC, AVSS, C	-	-	5	15	pF	
		DOTY NIMIY	V <sub>CC</sub> =5.0V±10	25	-	100	1.0	
R <sub>UP1</sub>	RSTX, NMIX	Vcc=3.3V±0.3 V	45	-	140	kΩ		
Pull-up	Б	D070 074 077	V <sub>CC</sub> =5.0V±10	25	-	60	1.0	
resistance	R <sub>UP2</sub>	P073,074,077	Vcc=3.3V±0.3 V	33	-	90	kΩ	
	-	Port pin other than P035,041,073,074,077,	V <sub>CC</sub> =5.0V±10	25	-	100		
	R <sub>UP3</sub>	093, 122,222,227, 232,236	Vcc=3.3V±0.3 V	45	i	140	kΩ	
		Normal output pin	Vcc=4.5V I <sub>OH</sub> =-4.0mA Vcc=3.0V I <sub>OH</sub> =-2.0mA	V <sub>CC</sub> -0.5	1	Vcc	V	
	V <sub>OH1</sub>	P076,200,201, 204,205,210, 211,214,215, 220,221,225, 226,230,231, 234,235	Vcc=4.5V I <sub>OH</sub> =-4.0mA Vcc=3.0V I <sub>OH</sub> =-2.0mA	V <sub>CC</sub> -0.5	-	Vcc	V	When I <sup>2</sup> C function is non-selected
"H" level		P073,074,077	Vcc=4.5V I <sub>OH</sub> =-3.0mA	V <sub>CC</sub> -0.5	-	V <sub>CC</sub>	V	I <sup>2</sup> C pin output
voltage <sup>*1</sup>	V <sub>OH2</sub>	P076,200,201, 204,205,210, 211,214,215, 220,221,225, 226,230,231, 234,235	Vcc=4.5V I <sub>OH</sub> =-3.0mA	V <sub>CC</sub> -0.5	-	V <sub>CC</sub>	V	When I <sup>2</sup> C function is non-selected
	V <sub>OH3</sub>	P103 to 106	Vcc=4.5V I <sub>OH</sub> =-12.0mA Vcc=3.0V I <sub>OH</sub> =-8.0mA	V <sub>CC</sub> -0.5	-	V <sub>CC</sub>	V	

Document Number: 002-04669 Rev. \*D Page **168** of **254** 



Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Parameter	Syllibol	Pili liaille	Conditions	Min	Тур	Max	Oilit	Remarks
		Normal output pin	Vcc=4.5V I <sub>OL</sub> =4.0mA Vcc=3.0V I <sub>OL</sub> =2.0mA	0	-	0.4	٧	
	V <sub>OL1</sub>	P076,200,201, 204,205,210, 211,214,215, 220,221,225, 226,230,231, 234,235	Vcc=4.5V I <sub>OL</sub> =4.0mA Vcc=3.0V I <sub>OL</sub> =2.0mA	0	-	0.4	V	When I <sup>2</sup> C function is non-selected
"L" level output voltage		P073,074,077	Vcc=4.5V I <sub>OL</sub> =3.0mA	0	1	0.4	٧	I <sup>2</sup> C pin output
V <sub>OL2</sub>	P076,200,201, 204,205,210, 211,214,215, 220,221,225, 226,230,231, 234,235	Vcc=4.5V I <sub>OH</sub> =-3.0mA	0	-	0.4	V	When I <sup>2</sup> C function is non-selected	
	V <sub>OL3</sub>	P103 to 106	Vcc=4.5V I <sub>OL</sub> =12.0mA Vcc=3.0V I <sub>OL</sub> =8.0mA	0	1	0.4	V	
"H" level input voltage <sup>*1</sup>	V <sub>IH1</sub>	P000,002,003, 005,020,022, 024,026,035, 041,045,055, 057,071-077, 081,082,093, 096,097, 100-102, 111,115,116, 122,126,130, 134,150,151, 153,200-202, 204-206, 210-212, 214-216, 220-222, 225-227, 230-232, 234-236, TCK, TDI, TMS, TRST	CMOS hysteresis input level	0.7× Vcc	-	Vcc	V	
nput voitage	V <sub>IH2</sub>	P001,004,006, 007,010-017,	CMOS hysteresis input level	0.7× V <sub>CC</sub>	-	V <sub>CC</sub>	٧	
	V <sub>IH3</sub>	052,114,120, 123,155	Automotive input level	0.8× V <sub>CC</sub>	-	V <sub>CC</sub>	V	
	V <sub>IH4</sub>	Port other than V <sub>IH1</sub> ,V <sub>IH2</sub> ,V <sub>IH3</sub>	Automotive input level	0.8× V <sub>CC</sub>		V <sub>CC</sub>	V	
	V <sub>IH5</sub>	RSTX,NMIX,MD0,MD1	CMOS hysteresis input level	0.8× V <sub>CC</sub>	-	Vcc	V	
	V <sub>IHT</sub>	DEBUGIF	TTL input level	2	-	V <sub>CC</sub>	V	



Parameter	Cumbal	Pin name	Conditions		Value		Unit	Remarks
raiailletei	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	
"L" level input voltage*1	V <sub>IL1</sub>	P000,002,003, 005,020,022, 024,026,035, 041,045,055, 057,071-077, 081,082,093, 096,097, 100-102,111, 115,116,122, 126,130,134, 150,151,153, 200-202, 204-206, 210-212, 214-216, 220-222, 225-227, 230-232, 234-236, TCK, TDI, TMS, TRST	CMOS hysteresis input level	Vss	-	0.3× V <sub>CC</sub>	V	
	V <sub>IL2</sub>	P001,004,006, 007,010-017,	CMOS hysteresis input level	Vss	1	0.3× V <sub>CC</sub>	V	
	V <sub>IL3</sub>	052,114,120, 123,155	Automotive input level	Vss	-	0.5× V <sub>CC</sub>	V	
	V <sub>IL4</sub>	Port other than V <sub>IH1</sub> ,V <sub>IH2</sub> ,V <sub>IH3</sub>	Automotive input level	Vss		0.5× V <sub>CC</sub>	V	
	V <sub>IL5</sub>	RSTX,NMIX,MD0,MD1	CMOS hysteresis input level	Vss	-	0.2× V <sub>CC</sub>	V	
	V <sub>ILT</sub>	DEBUGIF	TTL input level	Vss	1	8.0	V	

<sup>\*1:</sup> It is provided by  $V_{\text{CCE}}$  for the pin corresponding to the  $V_{\text{CCE}}$  power supply instead of  $V_{\text{CC}}$ . Please see "PRODUCT LINEUP" for details.

#### 14. AC Characteristics


(1) Main Clock Timing

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 


Parameter	Symb ol	Pin name	Con ditio		Value		Unit	Remarks
Parameter		Pili lialile	ns	Min	Тур	Max	Unit	Remarks
Source oscillation clock frequency	Fc	X0, X1		-	4	16	MHz	
Source oscillation clock cycle time	t <sub>CYL</sub>	X0, X1		62.5	250	-	ns	
	F <sub>CP</sub>			2		128		CPU clock *3
	F <sub>CPP</sub>		-	1		40	MHz	Peripheral bus clock
Internal operating	F <sub>CPT</sub>	-		1		40		External bus clock (When
clock frequency*1				ı	_			V <sub>CC</sub> =5.0V is used) *2
				1		32		External bus clock (When
				'		32		V <sub>CC</sub> =3.3V is used)
	t <sub>CP</sub>	-		7.82		500		CPU clock *4
	t <sub>CPP</sub>			25		1000	ns	Peripheral bus clock
Internal operating				25		1000		External bus clock (When
clock cycle time*1	+			25	-	1000		V <sub>CC</sub> =5.0V is used)
	t <sub>CPT</sub>			31.25		1000		External bus clock (When
				31.23		1000		V <sub>CC</sub> =3.3V is used)
CAN PLL jitter				-10		10	ns	F <sub>CP</sub> =80MHz
(during lock)	t <sub>PJ</sub>	-		-10	-	10	115	(4MHz×Multiplied by 20)
Built-in CR oscillation frequency	F <sub>CCR</sub>	-		50	100	150	kHz	

- \*1: The maximum / minimum value is defined when using the main clock and PLL clock.
- \*2: Please use it with external load capacity 12pF or less for VCC=3.3V±0.3V (40MHz operation).
- \*3: MB91F52xR/MB91F52xU(LQS144/LQN144/LQP176) is 80MHz or less.

  MB91F52xR/MB91F52xU(LES144/LEP176) and MB91F52xM/MB91F52xY is 128MHz or less.
- \*4: MB91F52xR/MB91F52xU(LQS144/LQN144/LQP176) is 12.5ns or more. MB91F52xR/MB91F52xU(LES144/LEP176) and MB91F52xM/MB91F52xY is 7.82ns or more.




Document Number: 002-04669 Rev. \*D Page **171** of **254** 



#### (1-2) Sub clock timing


 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 

Parameter	Symb Pin name		Con ditio		Value		Unit	Remarks
raiailletei	ol	Fill Hallie	ns	Min	Тур	Max	Oilit	Remarks
Source oscillation clock frequency	F <sub>CL</sub>	X0A, X1A		i	32.768	-	kHz	
Source oscillation clock cycle time	t <sub>LCYL</sub>	X0A, X1A	-	-	30.52	-	μs	



Document Number: 002-04669 Rev. \*D Page **172** of **254** 






Document Number: 002-04669 Rev. \*D Page **173** of **254** 



Oscillation clock frequency vs. Internal operation clock frequency										
		Internal operation clock frequency								
		PLL clock								
		Main Clock	Multiplied	Multiplied	Multiplied	Multiplied		Multiplied	Multiplied	
			by 1	by 2	by 3	by 4	•••	by 31	by 32	
Oscillation clock frequency	4MHz	2MHz	4MHz	8MHz	12MHz	16MHz		124MHz	128MHz	


·Example of oscillation circuit



**Note:** As to the product with its clock supervisor's initial value is "ON", when the oscillator is unable to start within 20ms from the stop state the clock supervisor will detect the oscillation stop. As a result, the CPU moves to the fail safe operation.

Design your print circuit board so that the oscillator can start oscillation within 20ms. Moreover, it is recommended to be designed after the match evaluation of the circuit is requested to the departure pendulum maker when the oscillation circuit is composed.

AC characteristics are specified by the following measurement reference voltage values.






#### (2) Reset Input

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 


Doromotor	Cump b ol	Pin	Conditions	Value		Unit	D	
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks	
Reset input time	<b>t</b> rstl	RSTX	-	10	_	μs	When normal operation	
				Oscillation time of oscillator* +100	_	μs	At Stop mode At Power-on*2	
				100	_	μs	At Watch mode	
Width for reset input removal				1	_	μs		

<sup>\*1:</sup> The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred µs and several ms, and for an external clock, the time is 0 ms.

<sup>\*2:</sup> In case of using MB91F52xxxD or MB91F52xxxE and corresponding to note in (3) Power-on Conditions of next subsection, assert RSTX with power-on.



Document Number: 002-04669 Rev. \*D Page **175** of **254** 






- (3) Power-on Conditions
- (3-1) [MB9152xxxC/MB9152xxxD]
- $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C \text{ , } V_{SS}=0.0V)$

( 1 / A) 1 0 0 to 1 = 0 0	, 100 0.01							
Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Parameter				Min	Тур	Max		
Level detection voltage	_	Vcc	-	2.024	2.2	2.376	V	
Level detection hysteresis width	_	$V_{CC}$	П	_	100	_	mV	
Level detection time	_	_	_	_	_	30	μs	*1
Power off time	t <sub>OFF</sub>	V <sub>CC</sub>	_	50	_	_	ms	*2
Power ramp rate	dV/dt	Vcc	VCC: 0.2V to 2.376V	_	1	4	mV/μs	*3
C pin voltage at Power-on	_	С	_	-	_	60	mV	*4

<sup>\*1:</sup> This spec is at 4mV/µs of power ramp rate. If the power ramp rate is faster than 4mV/µs, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

#### Note:

When using MB91F52xxxB/C, either \*2 or \*3 or \*4 must be satisfied. When neither \*2 nor \*3 nor \*4 can be satisfied, use MB91F52xxxD and assert external reset (RSTX) at power-up and at any brownout event.



<sup>\*2:</sup> Vcc must be held below 0.2V for a minimum period of t<sub>OFF</sub>.

<sup>\*3:</sup> Power-on can detect by satisfying power ramp rate when power off time is not satisfied.

<sup>\*4:</sup> C-pin voltage is below 60 mV when VCC is turned on again.



#### (3-2) [MB9152xxxE]

(T<sub>A</sub>: -40°C to +125°C, V<sub>SS</sub>=0.0V)


Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Farameter	Symbol	name	Conditions	Min	Тур	Max	Oilit	Remarks	
Level detection voltage	-	Vcc	-	2.024	2.2	2.376	٧		
Level detection hysteresis width	_	Vcc	-	-	100	-	mV		
Level detection time	_	_	_	_	1	30	μs	*1	
Power off time	t <sub>OFF1</sub>	Vcc	Vcc ≤ 0.2V	50	ı	_	ms	*2	
	t <sub>OFF2</sub>	$V_{CC}$	Vcc ≤ 1.3V	100	ı	_	μs	*4	
Power ramp rate	dV/dt	V <sub>CC</sub>	VCC: 0.2V to 2.376V (t <sub>OFF1</sub> <50ms)	ı	ı	50	mV/μs	*3	
	dV/dt	Vcc	VCC: 1.3V to 2.376V (t <sub>OFF2</sub> ≥ 100μs)	_	_	1000	mV/μs	*4	
C pin voltage at Power-on	_	С	-	-	ı	60	mV	*5	
Maximum ramp rate guaranteed to not generate power-on reset	dV/dt	Vcc	VCC: Between 2.4V and 4.5V	-	-	50	mV/µs	*6	

- \*1: The specified level detection time applies only for power ramp rate of 1000mV/µs or less.
- \*2: Vcc must be held below 0.2V for a minimum period of t<sub>OFF1</sub>.
- \*3: Power-on can detect by satisfying power ramp rate when t<sub>OFF1</sub> is not satisfied.
- \*4: Vcc must be held below 1.3V for a minimum period of t<sub>OFF2</sub>.

  Power ramp rate must be 1000mV/µs or less from 1.3V to 2.376V.


  Power-on can detect by satisfying power ramp rate and power off time.
- \*5: C-pin voltage is below 60 mV when VCC is turned on again.
- \*6: This specification is specified the power supply fluctuation after power on detection. When VCC voltage is between 2.4V and 4.5V, the power supply fluctuation is below 50mV/us, the detection of power-on is suppressed. The power-on does not detect in any power fluctuation between 4.5V and 5.5V.

Note: When using MB91F52xxxE, either \*2 or \*3 or \*4 or \*5 must be satisfied. When neither \*2 nor \*3 nor \*4 nor \*5 can be satisfied, assert external reset (RSTX) at power-up and at any brownout event.



Page 178 of 254





Document Number: 002-04669 Rev. \*D Page **179** of **254** 



(4) Multi-function Serial

(4-1) CSIO timing

(4-1-1) Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=0, SCR:SPI=0

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C \text{ , } V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 

Parameter	Symbol	Pin name	Condi	Valu	ıe	Unit	Remarks
Farameter	Symbol	Finitianie	tions	Min	Max	Oilit	Remarks
Serial clock cycle time	t <sub>scyc</sub>	SCK0 to SCK19		4t <sub>CPP</sub>	1	ns	
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCK0 to SCK2, SCK5 to SCK19 SOT0 to SOT2, SOT5 to SOT19		-30	30	ns	
		SCK3, SCK4 SOT3, SOT4		-300	300	ns	Internal shift clock mode output
Valid SIN → SCK ↑ setup time	tıvsнı	SCK0 to SCK2, SCK5 to SCK19 SIN0 to SIN2, SIN5 to SIN19	-	34	-	ns	pin : C <sub>L</sub> =50pF
		SCK3, SCK4 SIN3, SIN4		300	ı	ns	
$\begin{array}{c} SCK \uparrow \to \\ Valid \; SIN \; hold \; time \end{array}$	t <sub>shixi</sub>	SCK0 to SCK19 SIN0 to SIN19		0	-	ns	
Serial clock "H"pulse width	t <sub>shsl</sub>	COVO +- COVAO		t <sub>CPP</sub> +10	1	ns	
Serial clock "L" pulse width	tslsн	SCK0 to SCK19		2t <sub>CPP</sub> -10	ı	ns	
$SCK \downarrow \rightarrow$ SOT delay time	t <sub>SLOVE</sub>	SCK0 to SCK2, SCK5 to SCK19 SOT0 to SOT2, SOT5 to SOT19		-	33	ns	External shift clock mode output
		SCK3, SCK4 SOT3, SOT4	-	-	300	ns	pin: C <sub>L</sub> =50pF
Valid SIN → SCK ↑ setup time	t <sub>IVSHE</sub>	SCK0 to SCK19		10	ı	ns	- О <sub>С</sub>
SCK ↑ → Valid SIN hold time	t <sub>SHIXE</sub>	SIN0 to SIN19		20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0 to SCK19		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0 to SCK19		-	5	ns	

#### Notes:

AC characteristic in CLK synchronized mode.


C<sub>L</sub> is the load capacitance applied to pins during testing.

The maximum bard rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.

Document Number: 002-04669 Rev. \*D Page **180** of **254** 







(4-1-2) Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=1, SCR:SPI=0

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C \text{ , } V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 

Parameter	Symbol	Pin name	Condi	Valu	ıe	Unit	Remarks	
Parameter	Symbol	Pili liaille	tions	Min	Max	Unit	Remarks	
Serial clock cycle time	t <sub>scyc</sub>	SCK0 to SCK19		4t <sub>CPP</sub>	-	ns		
SCK ↑ → SOT delay time	t <sub>shovi</sub>	SCK0 to SCK2, SCK5 to SCK19 SOT0 to SOT2, SOT5 to SOT19		-30	30	ns		
		SCK3, SCK4 SOT3, SOT4		-300	300 n:		Internal shift clock mode	
Valid SIN → SCK ↓ setup time	t <sub>IVSLI</sub>	SCK0 to SCK2, SCK5 to SCK19 SIN0 to SIN2, SIN5 to SIN19	-	34	-	ns	output pin : C <sub>L</sub> =50pF	
		SCK3, SCK4 SIN3, SIN4		300	ı	ns		
$\begin{array}{c} SCK\downarrow\rightarrow\\ Valid\;SIN\;hold\;time \end{array}$	t <sub>SLIXI</sub>	SCK0 to SCK19 SIN0 to SIN19		0	-	ns		
Serial clock "H"pulse width	t <sub>SHSL</sub>	201/21 201/42		t <sub>CPP</sub> +10	-	ns		
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0 to SCK19		2t <sub>CPP</sub> -10	-	ns		
SCK ↑ → SOT delay time	t <sub>SHOVE</sub>	SCK0 to SCK2, SCK5 to SCK19 SOT0 to SOT2, SOT5 to SOT19		-	33	ns	External shift clock mode	
		SCK3, SCK4 SOT3, SOT4	-	-	300	ns	output pin: C <sub>L</sub> =50pF	
Valid SIN → SCK ↓ setup time	t <sub>IVSLE</sub>	SCK0 to SCK19		10	1	ns	- <sub>ΟL</sub> -συμι	
$\begin{array}{c} SCK\downarrow\rightarrow\\ Valid\;SIN\;hold\;time \end{array}$	t <sub>SLIXE</sub>	SIN0 to SIN19		20	-	ns		
SCK fall time	t <sub>F</sub>	SCK0 to SCK19		-	5	ns		
SCK rise time	t <sub>R</sub>	SCK0 to SCK19		-	5	ns		

#### Notes:

AC characteristic in CLK synchronized mode.


C<sub>L</sub> is the load capacitance applied to pins during testing.

The maximum bard rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.

Document Number: 002-04669 Rev. \*D Page **182** of **254** 







(4-1-3) Bit setting: SMR: MD2=0, SMR:MD1=1, SMR: MD0=0, SMR:SCINV=0, SCR:SPI=1

(T<sub>A</sub>:-40°C to +125°C,V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/V<sub>CC</sub>=AV<sub>CC</sub>=3.3V±0.3V,V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)


Parameter	Symb		Con	Val		l lm:4	Domonico
Parameter	ol	Pin name	ditio ns	Min	Max	Unit	Remarks
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK19		4t <sub>CPP</sub>	-	ns	
SCK ↑ → SOT delay time	t <sub>SHOVI</sub>	SCK0 to SCK2, SCK5 to SCK19 SOT0 to SOT2, SOT5 to SOT19		-30	30	ns	
		SCK3, SCK4 SOT3, SOT4		-300	300	ns	
Valid SIN → SCK ↓ setup time	t <sub>IVSLI</sub>	SCK0 to SCK2, SCK5 to SCK19 SIN0 to SIN2, SIN5 to SIN19	-	34	-	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF
		SCK3, SCK4 SIN3, SIN4		300	-	ns	
$\begin{array}{c} SCK\downarrow\rightarrow\\ Valid\;SIN\;hold\;time \end{array}$	t <sub>SLIXI</sub>	SCK0 to SCK19 SIN0 to SIN19		0	-	ns	
SOT→SCK↓ delay time	t <sub>SOVLI</sub>	SCK0 to SCK19 SOT0 to SOT19		2t <sub>CPP</sub> -30	-	ns	
Serial clock "H"pulse width	t <sub>SHSL</sub>	00//01 00//10		t <sub>CPP</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0 to SCK19		2t <sub>CPP</sub> -10	-	ns	
SCK ↑ → SOT delay time	tshove	SCK0 to SCK2, SCK5 to SCK19 SOT0 to SOT2, SOT5 to SOT19		-	33	ns	
		SCK3, SCK4 SOT3, SOT4	-	-	300	ns	External shift clock mode output pin:
Valid SIN → SCK ↓ setup time	t <sub>IVSHE</sub>	SCK0 to SCK19		10	1	ns	C <sub>L</sub> =50pF
$\begin{array}{c} SCK\downarrow\rightarrow\\ Valid\;SIN\;hold\;time \end{array}$	t <sub>SLIXE</sub>	SIN0 to SIN19		20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0 to SCK19		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0 to SCK19		-	5	ns	

AC characteristic in CLK synchronized mode.  $C_L$  is the load capacitance applied to pins during testing.

The maximum bard rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.

Document Number: 002-04669 Rev. \*D Page 184 of 254





(4-1-4) Bit setting: SMR: MD2=0, SMR:MD1=1, SMR: MD0=0, SMR:SCINV=1, SCR:SPI=1

 $(T_A:-40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 

Parameter		Dia a sa s	Condition	Valu	ue	1114	Dawa and a
Parameter	Symbol	Pin name	s	Min	Max	Unit	Remarks
Serial clock cycle time	t <sub>scyc</sub>	SCK0 to SCK19		4t <sub>CPP</sub>	-	ns	
SCK↓→ SOT delay time	t <sub>SLOVI</sub>	SCK0 to SCK2, SCK5 to SCK19 SOT0 to SOT2, SOT5 to SOT19		-30	30	ns	
		SCK3, SCK4 SOT3, SOT4		-300	300	ns	
Valid SIN → SCK↑setup time	tıvsнı	SCK0 to SCK2, SCK5 to SCK19 SIN0 to SIN2, SIN5 to SIN19	-	34	-	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF
		SCK3, SCK4 SIN3, SIN4		300	-	ns	
SCK↑→ Valid SIN hold time	t <sub>SHIXI</sub>	SCK0 to SCK19 SIN0 to SIN19		0	-	ns	
SOT→SCK↑ delay time	t <sub>sovні</sub>	SCK0 to SCK19 SOT0 to SOT19		2t <sub>CPP</sub> -30	-	ns	
Serial clock "H"pulse width	t <sub>shsl</sub>	00K0 to 00K10		t <sub>CPP</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0 to SCK19		2t <sub>CPP</sub> -10	-	ns	
SCK↓→ SOT delay time	t <sub>SLOVE</sub>	SCK0 to SCK2, SCK5 to SCK19 SOT0 to SOT2, SOT5 to SOT19		-	33	ns	
		SCK3, SCK4 SOT3, SOT4	_	-	300	ns	External shift clock mode output pin:
Valid SIN → SCK↑setup time	t <sub>IVSHE</sub>	SCK0 to SCK19		10	-	ns	C <sub>L</sub> =50pF
SCK↑→ Valid SIN hold time	t <sub>SHIXE</sub>	SIN0 to SIN19		20	-	ns	
SCK fall time	t⊧	SCK0 to SCK19		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0 to SCK19		-	5	ns	


AC characteristic in CLK synchronized mode.  $C_L$  is the load capacitance applied to pins during testing.

The maximum bard rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum baud rate 400kbps or less.

See Hardware Manual for details.

Document Number: 002-04669 Rev. \*D Page 186 of 254







 $\hbox{(4-1-5) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,}\\$ 

When Serial chip select is used: SCSCR:CSEN=1,

Serial clock output mark level "H" : SMR,SCSFR:SCINV=0, Serial chip select Inactive level "H" : SCSCR,SCSFR:CSLVL=1

 $(T_A:-40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 

(T <sub>A</sub> :-40°C to +125°C					lue	Unit	Domonico
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
SCS↓→SCK↓ setup time	tcssı	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		tcssu-50	t <sub>cssu</sub> +0	ns	
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSSU</sub> -50	t <sub>CSSU</sub> +300	ns	
SCK↑→SCS↑ hold time	tсsні	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	t <sub>CSHD</sub> -10	t <sub>CSHD</sub> +50	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSHD</sub> -300	t <sub>CSHD</sub> +50	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		tcsps-50	tcsps+50	ns	
SCS↓→SCK↓ setup time	t <sub>CSSE</sub>	SCK1 to SCK15, SCK18, SCK19 SCS1 to SCS3, SCS40 to SCS43,		3t <sub>CPP</sub> +30	-	ns	
SCK↑→SCS↑ hold time	tсsне	SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	+0	-	ns	External shift clock mode output pin:
SCS deselect time	t <sub>CSDE</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		3t <sub>CPP</sub> +30	-	ns	C <sub>L</sub> =50pF

Document Number: 002-04669 Rev. \*D

Page 188 of 254



Danamatan	O. mak al	Discourse and	0	Va	lue	11!4	Domonico
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
SCS↓→SOT delay time	tose	SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19 SOT1, SOT2, SOT5 to SOT15, SOT18, SOT19		-	40	ns	
		SCS3, SCS40 to SCS43 SOT3, SOT4	-	-	300	ns	External shift clock mode output pin:  CL=50pF
SCS↑→SOT delay time	t <sub>DEE</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19 SOT1 to SOT15, SOT18, SOT19		+0	-	ns	- CL-30pr
SCK↓→SCS↓ clock switch time	tscc	SCK1,SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	3t <sub>CPP</sub> -10	3t <sub>CPP</sub> +50	ns	Internal shift clock mode Round operation output pin: C <sub>L</sub> =50pF
		SCK3, SCK4 SCS3, SCS40 to SCS43		3t <sub>CPP</sub> -300	3t <sub>CPP</sub> +50	ns	


<sup>\*1:</sup> t<sub>CSSU</sub> =SCSTR:CSSU7-0 × Serial chip select timing operating clock


Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again.


Please see the hardware manual for details of above-mentioned \*1,\*2, and \*3.

<sup>\*2:</sup> t<sub>CSHD</sub>=SCSTR:CSHD7-0 × Serial chip select timing operating clock

<sup>\*3:</sup> t<sub>CSDS</sub>=SCSTR:CSDS15-0 × Serial chip select timing operating clock







Document Number: 002-04669 Rev. \*D



 $\hbox{(4-1-6) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,}\\$ 

When Serial chip select is used: SCSCR:CSEN=1,

Serial clock output mark level "L" : SMR,SCSFR:SCINV=1, Serial chip select Inactive level "H" : SCSCR,SCSFR:CSLVL=1

 $(T_A:-40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 

(1 <sub>A</sub> :-40°C to +125°C,V <sub>0</sub>	Symb		Condi		lue	11	Damada
Parameter	ol	Pin name	tions	Min	Max	Unit	Remarks
SCS↓→SCK↑ setup time	t <sub>CSSI</sub>	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		t <sub>cssu</sub> -50	t <sub>cssu</sub> +0 *1	ns	
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSSU</sub> -50 *1	t <sub>CSSU</sub> +300	ns	
SCK↓→SCS↑ hold time	t <sub>сsні</sub>	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	t <sub>CSHD</sub> -10	t <sub>CSHD</sub> +50	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSHD</sub> -300	t <sub>CSHD</sub> +50	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		tcsps-50	tcsps+50	ns	
SCS↓→SCK↑ setup time	t <sub>CSSE</sub>	SCK1 to SCK11 SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53,		3t <sub>CPP</sub> +30	-	ns	
SCK↓→SCS↑ hold time	t <sub>CSHE</sub>	SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	_	+0	-	ns	External shift clock mode output
SCS deselect time	tcsde	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		3t <sub>CPP</sub> +30	-	ns	pin: C <sub>L</sub> =50pF

Document Number: 002-04669 Rev. \*D Page **191** of **254** 



Barrara tarr	Symb	Pin name	Condi	Va	lue	11!4	Remarks
Parameter	ol	Pili lialile	tions	Min	Max	Unit	Remarks
SCS↓→SOT delay time	t <sub>DSE</sub>	SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19 SOT1, SOT2, SOT5 to SOT15, SOT18, SOT19		-	40	ns	
		SCS3, SCS40 to SCS43 SOT3, SOT4	-	-	300	ns	External shift clock mode output pin: CL=50pF
SCS↑→SOT delay time	t <sub>DEE</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19 SOT1 to SOT15, SOT18, SOT19		+0	-	ns	- GL=30βF
SCK↑→SCS↓ clock switch time	t <sub>scc</sub>	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	3t <sub>CPP</sub> -10	3t <sub>CPP</sub> +50	ns	Internal shift clock mode Round operation output pin: C <sub>L</sub> =50pF
		SCK3, SCK4 SCS3, SCS40 to SCS43		3t <sub>CPP</sub> -300	3t <sub>CPP</sub> +50	ns	


<sup>\*1:</sup> t<sub>CSSU</sub> =SCSTR:CSSU7-0 × Serial chip select timing operating clock


Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again.


Please see the hardware manual for details of above-mentioned \*1,\*2, and \*3

<sup>\*2:</sup> t<sub>CSHD</sub>=SCSTR:CSHD7-0 × Serial chip select timing operating clock

<sup>\*3:</sup> t<sub>CSDS</sub>=SCSTR:CSDS15-0 × Serial chip select timing operating clock







Document Number: 002-04669 Rev. \*D



 $(4\text{-}1\text{-}7) \ \mathsf{Bit} \ \mathsf{setting:} \ \mathsf{SMR:MD2=0}, \ \mathsf{SMR:MD1=1}, \ \mathsf{SMR:MD0=0},$ 

When Serial chip select is used: SCSCR:CSEN=1,

Serial clock output mark level "H" : SMR,SCSFR:SCINV=0, Serial chip select Inactive level "L" : SCSCR,SCSFR:CSLVL=0

(T<sub>A</sub>:-40°C to +125°C,V<sub>CC</sub>=AV<sub>CC</sub>=5.0V±10%/V<sub>CC</sub>=AV<sub>CC</sub>=3.3V±0.3V,V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

		5.0V±10%/V <sub>CC</sub> =AV <sub>CC</sub> =3.	Conditi		lue	l læi4	Domoniko
Parameter	Symbol	Pin name	ons	Min	Max	Unit	Remarks
SCS↑→SCK↓ setup time	t <sub>CSSI</sub>	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		t <sub>cssu</sub> -50	t <sub>cssu</sub> +0	ns	
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSSU</sub> -50	t <sub>CSSU</sub> +300	ns	
SCK↑→SCS↓ hold time	t <sub>сsні</sub>	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	t <sub>CSHD</sub> -10	t <sub>CSHD</sub> +50	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSHD</sub> -300	t <sub>CSHD</sub> +50	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		t <sub>csps</sub> -50	t <sub>CSDS</sub> +50	ns	
SCS↑→SCK↓ setup time	tcsse	SCK1 to SCK15, SCK18, SCK19 SCS1 to SCS3, SCS40 to SCS43,		3t <sub>CPP</sub> +30	-	ns	
SCK↑→SCS↓ hold time	t <sub>CSHE</sub>	SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	+0	-	ns	External shift clock mode output pin:
SCS deselect time	tcsde	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		3t <sub>CPP</sub> +30	-	ns	C <sub>L</sub> =50pF

Document Number: 002-04669 Rev. \*D Page **194** of **254** 



Parameter	Symbol	Pin name	Conditi	Va	lue	Unit	Remarks
Farameter	Syllibol	Pili liaille	ons	Min	Max	Unit	Remarks
SCS↑→SOT delay time	t <sub>DSE</sub>	SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCK18, SCK19 SOT1, SOT2, SOT5 to SOT15, SOT18, SOT19		-	40	ns	
		SCS3, SCS40 to SCS43 SOT3, SOT4	-	-	300	ns	External shift clock mode output pin: C <sub>L</sub> =50pF
SCS↓→SOT delay time	t <sub>DEE</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15 SCK18, SCK19 SOT1 to SOT15, SOT18, SOT19		+0	-	ns	
SCK↓→SCS↑ clock switch time	tscc	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1,SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	3t <sub>CPP</sub> -10	3t <sub>CPP</sub> +50	ns	Internal shift clock mode Round operation output pin: C <sub>L</sub> =50pF
		SCK3, SCK4 SCS3, SCS40 to SCS43		3t <sub>CPP</sub> -300	3t <sub>CPP</sub> +50	ns	


<sup>\*1:</sup> t<sub>CSSU</sub> =SCSTR:CSSU7-0 × Serial chip select timing operating clock


Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again.

Please see the hardware manual for details of above-mentioned \*1,\*2, and \*3.


<sup>\*2:</sup> t<sub>CSHD</sub>=SCSTR:CSHD7-0 × Serial chip select timing operating clock

<sup>\*3:</sup> t<sub>CSDS</sub>=SCSTR:CSDS15-0 × Serial chip select timing operating clock









Document Number: 002-04669 Rev. \*D Page **197** of **254** 



(4-1-8) Bit setting: SMR:MD2=0, SMR:MD1=1, SMR:MD0=0,

When Serial chip select is used: SCSCR:CSEN=1,

Serial clock output mark level "L" : SMR,SCSFR:SCINV=1, Serial chip select Inactive level "L" : SCSCR,SCSFR:CSLVL=0

 $(T_A:-40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 

(T <sub>A</sub> :-40°C to +125°C,V <sub>0</sub> )  Parameter	Symb	Symb Bin name	Condi		lue	Unit	Remarks
Parameter	ol	Pin name	tions	Min	Max	Unit	Remarks
SCS↑→SCK↑ setup time	tcssi	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11, SCS18, SCS19		t <sub>cssu</sub> -50	t <sub>cssu</sub> +0	ns	
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSSU</sub> -50 *1	t <sub>CSSU</sub> +300	ns	
SCK↓→SCS↓ hold time	t <sub>сsні</sub>	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11, SCS18, SCS19	-	t <sub>CSHD</sub> -10	t <sub>CSHD</sub> +50	ns	Internal shift clock mode output pin : C <sub>L</sub> =50pF
		SCK3, SCK4 SCS3, SCS40 to SCS43		t <sub>CSHD</sub> -300	t <sub>CSHD</sub> +50	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11, SCS18, SCS19		t <sub>CSDS</sub> -50	tcsps+50	ns	
SCS↑→SCK↑ setup time	t <sub>CSSE</sub>	SCK1 to SCK15, SCK18, SCK19 SCS1 to SCS3, SCS40 to SCS43,		3t <sub>CPP</sub> +30	-	ns	
SCK↓→SCS↓ hold time	tcshe	SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	+0	-	ns	External shift clock mode output pin:
SCS deselect time	tcsde	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19		3t <sub>CPP</sub> +30	-	ns	C <sub>L</sub> =50pF

Document Number: 002-04669 Rev. \*D

Page 198 of 254



Parameter	Symb	Pin name	Condi	Va	lue	Unit	Remarks
Parameter	ol	1 III IIdilic	tions	Min	Max	Ullit	Kemarks
SCS↑→SOT delay time	t <sub>DSE</sub>	SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19 SOT1, SOT2, SOT5 to SOT15, SOT18, SOT19		-	40	ns	
		SCS3, SCS40 to SCS43 SOT3, SOT4	-	-	300	ns	External shift clock mode output pin: C <sub>L</sub> =50pF
SCS↓→SOT delay time	t <sub>DEE</sub>	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19 SOT1 to SOT15, SOT18, SOT19		+0	-	ns	
SCK↑→SCS↑ clock switch time	tscc	SCK1, SCK2, SCK5 to SCK15, SCK18, SCK19 SCS1, SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS15, SCS18, SCS19	-	3t <sub>CPP</sub> -10	3t <sub>CPP</sub> +50	ns	Internal shift clock mode Round operation output pin: C <sub>L</sub> =50pF
		SCK3, SCK4 SCS3, SCS40 to SCS43		3t <sub>CPP</sub> -300	3t <sub>CPP</sub> +50	ns	


<sup>\*1:</sup> t<sub>CSSU</sub> =SCSTR:CSSU7-0 × Serial chip select timing operating clock


Regardless of the deselect time setting, once after the serial chip select pin becomes inactive, it will take at least five peripheral bus clock cycles to be active again.

Please see the hardware manual for details of above-mentioned \*1,\*2, and \*3.


<sup>\*2:</sup> t<sub>CSHD</sub>=SCSTR:CSHD7-0 × Serial chip select timing operating clock

<sup>\*3:</sup> t<sub>CSDS</sub>=SCSTR:CSDS15-0 × Serial chip select timing operating clock









Document Number: 002-04669 Rev. \*D Page **201** of **254** 




(4-2) UART (Asynchronous serial interface) timing

Bit setting: SMR: MD2=0, SMR: MD1=0, SMR: MD0=0 Bit setting: SMR: MD2=0, SMR: MD1=0, SMR: MD0=1 When external clock is selected (BGR:EXT=1)

 $(T_A:-40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 

Damana atau	0	Pin name Conditio		Value		Unit	Domonico
Parameter	Symbol Pin name		ns	Min	Max	Oilit	Remarks
Serial clock "L" pulse width	t <sub>SLSH</sub>			t <sub>CPP</sub> +10	1	ns	
Serial clock "H"pulse width	t <sub>SHSL</sub>		_	t <sub>CPP</sub> +10	1	ns	output pin: C <sub>L</sub> =50pF
SCK fall time	t <sub>F</sub>	SCK0 to SCK19		-	5	ns	
SCK rise time	t <sub>R</sub>			-	5	ns	



Document Number: 002-04669 Rev. \*D Page 202 of 254




(4-3) LIN Interface (v2.1)( Asynchronous Serial Interface for LIN (v2.1)) timing

Bit setting: SMR: MD2=0, SMR:MD1=1, SMR: MD0=1

 $(T_A:-40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 

Donomoton	Cumahal	Din nama	Canditions	V	/alue	11:4	Remarks	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit		
Serial clock "L" pulse width	t <sub>SLSH</sub>			t <sub>CPP</sub> +10	-	ns		
Serial clock "H"pulse width	t <sub>SHSL</sub>	00/01/00/40	-	t <sub>CPP</sub> +10	-	ns	output pin: C <sub>L</sub> =50pF	
SCK fall time	t <sub>F</sub>	SCK0 to SCK19		-	5	ns		
SCK rise time	t <sub>R</sub>			-	5	ns		



Document Number: 002-04669 Rev. \*D Page **203** of **254** 



(4-4) I<sup>2</sup>C timing

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 

Damana atau	0	Din name	Condition	Standar	d mode	Fast m	node* <sup>3</sup>	11	Damanda
Parameter	Symbol	Pin name	s	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	f <sub>SCL</sub>	SCK3 to SCK8, SCK11 to SCK19		0	100	0	400	kHz	
Repeat "start" condition hold time SDA ↓ → SCL ↓	thdsta	SOT3 to SOT8, SOT11 to SOT19 (SDA), SCK3 to SCK8, SCK11 to SCK19 (SCL)		4.0	-	0.6	I	μs	
Period of "L" for SCL clock	t <sub>LOW</sub>	SCK3 to SCK8, SCK11 to SCK19 (SCL)		4.7	_	1.3	I	μs	
Period of "H" for SCL clock	t <sub>HIGH</sub>	SCK3 to SCK8, SCK11 to SCK19 (SCL)		4.0	_	0.6	I	μѕ	
Repeat "start" condition setup time SCL ↑ → SDA ↓	<b>t</b> susta	SCK3 to SCK8, SCK11 to SCK19 (SCL)		4.7	_	0.6	ı	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t <sub>HDDAT</sub>	SOT3 to SOT8, SOT11 to SOT19 (SDA) SCK3 to SCK8, SCK11 to SCK19 (SCL)	C <sub>L</sub> =50pF R= (V <sub>P</sub> /I <sub>OL</sub> )	0	3.45 <sup>*2</sup>	0	0.9 <sup>*3</sup>	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL $\uparrow$	t <sub>SUDAT</sub>	SOT3 to SOT8, SOT11 to SOT19 (SDA) SCK3 to SCK8, SCK11 to SCK19 (SCL)		250	_	100	ı	ns	
"Stop" condition setup time ${\rm SCL}\uparrow \to {\rm SDA}\uparrow$	tsusто	SOT3 to SOT8, SOT11 to SOT19 (SDA) SCK3 to SCK8, SCK11 to SCK19 (SCL)		4.0	_	0.6	-	μs	
Bus-free time between "stop" condition and "start" condition	t <sub>BUF</sub>	_		4.7	_	1.3	-	μs	
Noise filter	t <sub>SP</sub>	_	_	2t <sub>CPP</sub> *4	_	2t <sub>CPP</sub> *4	_	ns	

**Notes:** Only ch.3, ch.4 and ch.12-ch.19 are standard mode/fast mode correspondence. In ch.5-ch.8 and ch.11, only a standard mode is correspondences.


Document Number: 002-04669 Rev. \*D Page **204** of **254** 

<sup>\*1:</sup> R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively. Vp shows that the power-supply voltage of the pull-up resistor and I<sub>OL</sub> shows the V<sub>OL</sub> guarantee current.

<sup>\*2:</sup> The maximum t<sub>HDDAT</sub> only has to be met if the device does not extend the "L" width (t<sub>LOW</sub>) of the SCL signal.

<sup>\*3:</sup> A fast mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns".


<sup>\*4:</sup> t<sub>CPP</sub> is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when use I<sup>2</sup>C.



#### (5) Timer input timing

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C \text{ , } V_{CC} = AV_{CC} = 5.0V \pm 10\%/V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Parameter	Syllibol	Fili liaille	Conditions	Min	Max	Unit	Remarks
Input pulse width	t <sub>TIWH,</sub> t <sub>TIWL</sub>	TIN0 to TIN7, ICU0 to ICU11, FRCK0 to FRCK10, TIOA0, TIOA1, TIOB0, TIOB1, AIN0 to AIN3, BIN0 to BIN3, ZIN0 to ZIN3	-	4t <sub>CPP</sub>	-	ns	



#### (6) Trigger input timing

 $(T_{A}\text{: }-40^{\circ}\text{C to } + 125^{\circ}\text{C}, \text{ ,V}_{CC} = \text{AV}_{CC} = 5.0\text{V } \pm 10\%/\text{V}_{CC} = \text{AV}_{CC} = 3.3\text{V} \pm 0.3\text{V}, \text{V}_{SS} = \text{AV}_{SS} = 0.0\text{V})$ 

Parameter	Symbol Pir	Pin name	Conditions	Val	ue	- Unit	Remarks
Parameter		Fill lialite		Min	Max		
land and a width	t <sub>TRGH,</sub>	INT0 to INT23, ADTG0,		5t <sub>CPP</sub>	-	ns	
Input pulse width	t <sub>TRGL</sub>	ADTG1, RX0 to RX5	_	1	_	μs	At stop mode




Document Number: 002-04669 Rev. \*D Page **206** of **254** 



#### (7) NMI input timing

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V \pm 10\%/V_{CC}=AV_{CC}=3.3V \pm 0.3V, V_{SS}=AV_{SS}=0.0V)$ 

Parameter	Svmbol	Pin name	Conditions	Value		Unit	Remarks
Farameter	Зуппоп	Fill Hallie	Conditions	Min	Max	Oilit	Remarks
Input pulse width	t <sub>NMIL</sub>	NMIX	-	4t <sub>CPP</sub>	-	ns	



Document Number: 002-04669 Rev. \*D Page **207** of **254** 



(8) Low voltage detection (External low-voltage detection)

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C \text{ , } V_{SS}=AV_{SS}=0.0V)$ 

Dougue et eu	Current al	Pin	Conditio		Value		l lm:4	Remarks
Parameter	Symbol	name	ns	Min	Тур	Max	Unit	Remarks
Power supply voltage range	$V_{DP5}$		-	2.7	-	5.5	٧	
Detection voltage <sup>*3</sup>	$V_{DL}$	VCC	*1	-8%	LVD5F _SEL [3:0]	+8%	V	LVD5F_SEL[ 3:0] are programmabl e. Refer to the hardware manual.
Hysteresis width	$V_{HYS}$		-	-	0.1	-	V	When power-supply voltage rises
Low voltage detection time	Td	-		-	-	30	μs	
Power supply voltage regulation	-	VCC	-	-2	-	2	V/ms	*2

- \*1: If the fluctuation of the power supply is faster than the low voltage detection time, there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.
- \*2: Please suppress the change of the power supply within the range of the power-supply voltage regulation to do a low voltage detection by detecting voltage (V<sub>DL</sub>).
- \*3: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V).

  This LVD setting cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage (2.7V).

  Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.
- (9) Low voltage detection (Internal low-voltage detection)

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{SS}=AV_{SS}=0.0V)$ 

Downwater	Symphol	Pin	Condi		Value		Unit	Remarks
Parameter	er Symbol name	name	tions	Min	Тур	Max	Unit	
Power supply voltage range	V <sub>RDP5</sub>		-	0.6	-	1.4	٧	
Detection voltage*2	$V_{RDL}$	-	*1	0.8	0.9	1.0	V	When power-supply voltage falls
Hysteresis width	V <sub>RHYS</sub>		-	-	0.1	-	V	When power-supply voltage rises
Low voltage detection time	-	-		-	-	30	μs	

- \*1: If the fluctuation of the power supply is faster than the low voltage detection time, there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.
- \*2: The detection voltage of the internal low voltage detection is 0.9V±0.1V.

This LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage.

Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

Document Number: 002-04669 Rev. \*D Page **208** of **254** 



(10) External bus I/F (synchronous mode) timing

 $(T_A: -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 

(external load capacitance 50pF)

(external load cap		Din nama	Valu	ıe	11.74	B
Parameter	Symbol	Pin name	Min	Max	Unit	Remarks
		0)/001/	25			V <sub>CC</sub> =5.0V±10% <sup>*1</sup>
Cycle time	t <sub>CYC</sub>	SYSCLK	31.25	ı	ns	V <sub>CC</sub> =3.3V±0.3V
ASX delay time	tchasl, tchash	SYSCLK, ASX	0.5	18	ns	
CS0X to CS3X delay time	t <sub>снсsь,</sub> t <sub>снсsн</sub>	SYSCLK, CS0X to CS3X	0.5	18	ns	
A00 to A21 delay time	t <sub>CHAV,</sub> t <sub>CHAX</sub>	SYSCLK, A00 to A21	0.5	18	ns	
RDX delay time	t <sub>CHRL,</sub> t <sub>CHRH</sub>	SYSCLK, RDX	0.5	18	ns	
RDX minimum pulse	t <sub>RLRH</sub>	RDX	t <sub>CYC</sub> × 2 - 20	-	ns	RWT=1, set RWT to 1 or more.*2
Data setup → RDX↑time	t <sub>DSRH</sub>	RDX,	18+t <sub>CYC</sub>	-	ns	Same as above
RDX↑→ data hold	t <sub>RHDH</sub>	D16 to D31	0	ı	ns	
WRnX delay time	t <sub>снwL,</sub> t <sub>снwн</sub>	SYSCLK, WR0X, WR1X	0.5	18	ns	
WRnX minimum pulse	t <sub>WLWH</sub>	WR0X, WR1X	t <sub>CYC</sub> - 10	-	ns	WWT=0 *2
SYSCLK↑→ data output time	t <sub>CHDV</sub>	SYSCLK,	0.5	18	ns	
SYSCLK↑→ data hold time	t <sub>CHDX</sub>	D16 to D31	-	18	ns	Set WRCS to 1 or more.

Document Number: 002-04669 Rev. \*D Page **209** of **254** 





Doromotor	Cymphol	Din name	Valu	ue	Unit	Domosko
Parameter	Symbol	Pin name	Min	Max	Unit	Remarks
SYSCLK↑→ address output time	tchmav		0.5	18	ns	
SYSCLK↑→ address hold time	t <sub>CHMAX</sub>	SYSCLK, D16 to D31	-	18	ns	In multiplex mode, set as follows: ·Set CSWR and CSRD to 2 or more. ·ASCY must satisfy the following conditions because of setting ADCY > ASCY and protocol violation prevention. ADCY +1 ≤ ACS + CSRD ADCY +1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSRD ASCY + 1 ≤ ACS + CSWR See Hardware Manual for details.

<sup>\*1:</sup> Please use it with external load capacity 12pF or less for  $V_{\text{CCE}}$ =3.3V±0.3V (40MHz operation).

Document Number: 002-04669 Rev. \*D Page **210** of **254** 

<sup>\*2:</sup> If the bus is expanded by automatic wait insertion or RDY input, add time ( $t_{CYC} \times t_{CYC} \times t_{CY$ 







(11) External bus I/F (asynchronous mode) timing

 $(T_A: -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 


(external load capacitance 50pF)


(external load capacit		Din nome	Val	lue	l lmi4	Damarka
Parameter	Symbol	Pin name	Min	Max	Unit	Remarks
Civala tima		CVCCLK	25			V <sub>CC</sub> =5.0V±10% <sup>*1</sup>
Cycle time	tcyc	SYSCLK	31.25	-	ns	V <sub>CC</sub> =3.3V±0.3V
Address setup → RDX↑time	t <sub>ASRH</sub>	RDX,	2×t <sub>CYC</sub> - 12	2×t <sub>CYC</sub> + 12	ns	RWT=1, set RWT to 1 or more. *2
RDX↑→ Address hold	t <sub>RHAH</sub>	A00 to A21	t <sub>CYC</sub> - 12	t <sub>CYC</sub> + 12	ns	Set RDCS to 1 or more.
Data setup→ RDX↑time	t <sub>DSRH</sub>	RDX,	18 + t <sub>CYC</sub>	1	ns	RWT=1, set RWT to 1 or more.
RDX↑→ Data hold	t <sub>RHDH</sub>	D16 to D31	0	- ns		
Address setup→ WRnX†time	t <sub>ASWH</sub>	WR0X to	t <sub>CYC</sub> - 12	t <sub>CYC</sub> + 12	ns	WWT=0 *2
WRnX↑→ Address hold	twhah	WR1X, A00 to A21	t <sub>CYC</sub> - 12	t <sub>CYC</sub> + 12	ns	Set WRCS to 1 or more.
Data setup→ WRnX†time	t <sub>DSWH</sub>	WR0X to	t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	WWT=0 *2
WRnX↑→ Data hold	twndh	WR1X, D16 to D31	t <sub>CYC</sub> - 16	t <sub>CYC</sub> + 16	ns	Set WRCS to 1 or more.
Address setup → ASX†time	t <sub>MASASH</sub>		t <sub>CYC</sub> -16	t <sub>CYC</sub> + 16	ns	ASCY=0
ASX↑→Address hold	<b>t</b> mashah	ASX, D16 to D31	t <sub>CYC</sub> -16	t <sub>cyc</sub> + 16	ns	In multiplex mode, set as follows:  Set CSWR and CSRD to 2 or more.  ASCY must satisfy the following conditions because of setting ADCY > ASCY and protocol violation prevention.  ADCY +1 ≤ ACS + CSRD  ADCY +1 ≤ ACS + CSRD  ASCY +1 ≤ ACS + CSRD  ASCY +1 ≤ ACS + CSWR  See Hardware Manual for details.

<sup>\*1:</sup> Please use it with external load capacity 12pF or less for  $V_{CCE}$ =3.3V±0.3V (40MHz operation).

Document Number: 002-04669 Rev. \*D Page **213** of **254** 

<sup>\*2:</sup> If the bus is expanded by automatic wait insertion or RDY input, add time ( $t_{CYC} \times t_{CYC} \times t_{CY$ 








(12) External bus I/F (ready) Timing

 $(T_{A:} - 40^{\circ}C \ to \ +105^{\circ}C, V_{CC} = AV_{CC} = 5.0V \pm 10\% / V_{CC} = AV_{CC} = 3.3V \pm 0.3V, V_{SS} = AV_{SS} = 0.0V)$ 

(external load capacitance 50pF)

Parameter	Symbol	Din nama	Va	lue	Unit	Remarks
Parameter	Symbol	Pin name	Min	Max	Unit	Remarks
Cycle time	tcyc	SYSCLK	50	-	ns	If using RDY, set SYSCLK to 20 MHz or less.
RDY setup time → SYSCLK↑	t <sub>RDYS</sub>	SYSCLK, RDY	28	-	ns	
SYSCLK↑→ RDY hold time	t <sub>RDYH</sub>	SYSCLK, RDY	0	-	ns	



Document Number: 002-04669 Rev. \*D Page **216** of **254** 



#### 12. A/D Converter

(1) 12-bit A/D Converter Electrical Characteristics

 $(T_A: -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V \pm 10\%/V_{CC}=AV_{CC}=3.3V \pm 0.3V, V_{SS}=AV_{SS}=0.0V)$ 

Parameter	Symb	Pin name		Value	Unit	Remarks	
Parameter	ol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	12	bit	
Total error	-	-	-	-	±12	LSB	
Linearity error	-	-	-	-	± 4.0	LSB	
Differential linearity error	-	-	-	-	± 1.9	LSB	
Zero transition voltage	V <sub>OT</sub>	AN0 to AN63	AVRL- 11.5LSB	-	AVRL+ 12.5LSB	V	1LSB= (V <sub>FST</sub> -V <sub>OT</sub> )/
Full-scale transition voltage	V <sub>FST</sub>	AN0 to AN63	AVRH- 13.5LSB	-	AVRH+ 10.5LSB	V	4094
Sampling time	t <sub>SMP</sub>	-	0.7	-	-	μs	*1
Compare time	t <sub>CMP</sub>	-	0.7	-	-	μs	*1
A/D conversion time	t <sub>CNV</sub>	-	1.4	-	-	μs	*1
Analog port input current	I <sub>AIN</sub>	AN0 to AN63	-1.0	-	+1.0	μΑ	V <sub>AVSS</sub> ≤ V <sub>AIN</sub> ≤ V <sub>AVCC</sub>
Analog input voltage	$V_{AIN}$	AN0 to AN63	AVRL	-	AVRH	V	
	AVRH	AVRH	3.0	-	5.5	V	
Reference voltage	AVRL	AVSS/ AVRL	-	0.0	-	V	
			1	0.47	0.63	mA	Per unit T <sub>A</sub> : +105°C
	I <sub>A</sub>	AVCC*3	-	0.47	0.7	mA	Per unit T <sub>A</sub> : +125°C
Power supply current	I <sub>AH</sub>		-	-	2.5	μΑ	*2
	I <sub>R</sub>	A) /DL I	-	1	1.96	mA	Per unit
	I <sub>RH</sub>	AVRH	-	-	1.6	μA	*2
Variation between channels	-	AN0 to AN63	-		4	LSB	

<sup>\*1:</sup> Time for each channel.

The total AVcc current value must be calculated the power supply current for A/D converter and D/A converter.

Note: Please use the clock of 0.5MHz-20MHz for the output clock of A/D converter to guarantee accuracy.

Document Number: 002-04669 Rev. \*D Page **217** of **254** 

<sup>\*2:</sup> Power supply current ( $V_{CC} = AV_{CC} = 5.0 \text{ V}$ ) is specified if A/D converter is not operating and CPU is stopped.

<sup>\*3:</sup> The power supply current described only current value on A/D converter.



### (2) Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Linearity error : Deviation of the actual conversion characteristics from a straight line that connects

the zero transition point ("0000 0000 0000"  $\leftarrow$   $\rightarrow$ "0000 0000 0001") to the full-scale


transition point ("1111 1111 1110" $\leftarrow \rightarrow$ "1111 1111 1111").

Differential linearity

: Deviation of the input voltage from the ideal value that is required to change the

error


output code by LSB.





### (3) Notes on Using A/D Converter

- <About the output impedance of the analog input of external circuit>
- · When the external impedance is too high, the sampling period for analog voltages may not be sufficient. In this case, it is recommended to connect the capacitor (approx. 0.1 µF) to the analog input pin.



Document Number: 002-04669 Rev. \*D Page **219** of **254** 



### 15. Flash Memory

(1) Electrical Characteristics

Parameter	Value			Unit	Remarks
Parameter	Min	Тур	Max	Unit	Remarks
	_	200	800	ms	8 Kbytes sector* <sup>1</sup> ,
					excluding internal preprogramming time
	_	300	1100	ms	8 Kbytes sector* <sup>1</sup> ,
Sector erase time					including internal preprogramming time
	_	400	2000	ms	64 Kbytes sector* <sup>1</sup> ,
					excluding internal preprogramming time
	_	700	3700	ms	64 Kbytes sector* <sup>1</sup> ,
					including internal preprogramming time
8-bit writing time	_	9	288	μs	Exclusive of overhead time at
				<u>'</u>	system level*1
16-bit writing time	_	12	384	μs	Exclusive of overhead time at
- comming and				P	system level*1
ECC writing time	_	9	288	μs	Exclusive of overhead time at
				μ.σ	system level*1
	1,000				
	cycles/				
	20 years,				
Erase cycle*2/	10,000				_
Data retain time	cycles/	_	_	_	Average T <sub>A</sub> =+85°C* <sup>3</sup>
Data retain time	10 years,				
	100,000				
	cycles/				
	5 years				

<sup>\*1:</sup> The guaranteed value for erasure up to 100,000 cycles.

### (2) Notes

While the Flash memory is written or erased, shutdown of the external power (Vcc) is prohibited.

In the application system where Vcc might be shut down while writing or erasing, be sure to turn the power off by using an external voltage detection function.

To put it concretely, after the external power supply voltage falls below the detection voltage  $(V_{DL}^*)$ , hold Vcc at 2.7V or more within the duration calculated by the following expression:

$$Td^*[\mu s] + (period of PCLK [\mu s] \times 257) + 50 [\mu s]$$

Document Number: 002-04669 Rev. \*D Page **220** of **254** 

<sup>\*2:</sup> Number of erase cycles for each sector.

 $<sup>^*3</sup>$ : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

<sup>\*:</sup> See "4.AC Characteristics (8) Low-voltage detection (External low-voltage detection) "



### 16. D/A Converter

 $(T_A:-40^{\circ}C \text{ to } +125^{\circ}C, V_{CC}=AV_{CC}=5.0V\pm10\%/V_{CC}=AV_{CC}=3.3V\pm0.3V, V_{SS}=AV_{SS}=0.0V)$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
Parameter	Symbol	name	Condition	Min	Тур	Max	Ollit	Remarks
Resolution	-	-	_	_	_	8	bit	
Differential linearity error	-	-	_	_	_	± 3.0	LSB	
Conversion times			_	0.47	0.58	0.69	μs	C <sub>L</sub> =20
Conversion time	1	ı	_	2.37	2.90	3.43	μs	C <sub>L</sub> =100
Output impedance	Ro	DA0, DA1	_	3.1	3.8	4.5	kΩ	
	IA	AVCC	_	_	475	580	μA	Each channel
Power supply current *1	IAH	AVCC	_	_	_	7.5	μА	When powerdown Each channel

<sup>\*1:</sup> The power supply current described only current value on D/A converter.


The total AVcc current value must be calculated the power supply current for D/A converter and A/D converter.


Document Number: 002-04669 Rev. \*D Page **221** of **254** 




## 17. Example Characteristics


This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.





















# 18. Ordering Information MB91F52xxxC\*1

Part number	Sub clock	CSV Initial value	LVD Initial value	Package* <sup>2</sup>
MB91F528YWCPB	Yes	ON	ON	
MB91F528YYCPB			OFF	
MB91F528YJCPB		OFF	ON	
MB91F528YLCPB			OFF	
MB91F527YWCPB		ON	ON	
MB91F527YYCPB			OFF	
MB91F527YJCPB		OFF	ON	
MB91F527YLCPB			OFF	PAB•416 pin,
MB91F528YSCPB	None	ON	ON	Plastic
MB91F528YUCPB			OFF	
MB91F528YHCPB		OFF	ON	
MB91F528YKCPB			OFF	
MB91F527YSCPB		ON	ON	
MB91F527YUCPB			OFF	
MB91F527YHCPB		OFF	ON	
MB91F527YKCPB			OFF	
MB91F528MWCPMC	Yes	ON	ON	
MB91F528MYCPMC			OFF	
MB91F528MJCPMC		OFF	ON	
MB91F528MLCPMC			OFF	
MB91F527MWCPMC		ON	ON	
MB91F527MYCPMC			OFF	
MB91F527MJCPMC		OFF	ON	
MB91F527MLCPMC			OFF	LQR•208 pin,
MB91F528MSCPMC	None	ON	ON	Plastic
MB91F528MUCPMC			OFF	
MB91F528MHCPMC		OFF	ON	
MB91F528MKCPMC			OFF	
MB91F527MSCPMC	]	ON	ON	
MB91F527MUCPMC	]		OFF	
MB91F527MHCPMC	]	OFF	ON	
MB91F527MKCPMC			OFF	_

Document Number: 002-04669 Rev. \*D Page **225** of **254** 



Part number	Sub clock	CSV Initial value	LVD Initial value	Package* <sup>2</sup>
MB91F528UWCPMC	Yes	ON	ON	
MB91F528UYCPMC			OFF	
MB91F528UJCPMC		OFF	ON	
MB91F528ULCPMC			OFF	
MB91F527UWCPMC		ON	ON	
MB91F527UYCPMC			OFF	
MB91F527UJCPMC		OFF	ON	
MB91F527ULCPMC			OFF	LQP•176 pin,
MB91F528USCPMC	None	ON	ON	Plastic
MB91F528UUCPMC			OFF	
MB91F528UHCPMC		OFF	ON	
MB91F528UKCPMC			OFF	
MB91F527USCPMC		ON	ON	
MB91F527UUCPMC			OFF	
MB91F527UHCPMC		OFF	ON	
MB91F527UKCPMC			OFF	
MB91F528RWCPMC	Yes	ON	ON	
MB91F528RYCPMC			OFF	
MB91F528RJCPMC		OFF	ON	
MB91F528RLCPMC			OFF	
MB91F527RWCPMC		ON	ON	
MB91F527RYCPMC			OFF	
MB91F527RJCPMC		OFF	ON	
MB91F527RLCPMC			OFF	LQS•144 pin,
MB91F528RSCPMC	None	ON	ON	(Lead pitch 0.5mm) Plastic
MB91F528RUCPMC			OFF	
MB91F528RHCPMC		OFF	ON	
MB91F528RKCPMC			OFF	
MB91F527RSCPMC		ON	ON	
MB91F527RUCPMC			OFF	
MB91F527RHCPMC		OFF	ON	
MB91F527RKCPMC			OFF	

Document Number: 002-04669 Rev. \*D Page **226** of **254** 



Part number	Sub clock	CSV Initial value	LVD Initial value	Package* <sup>2</sup>
MB91F528RWCPMC1	Yes	ON	ON	
MB91F528RYCPMC1			OFF	
MB91F528RJCPMC1		OFF	ON	
MB91F528RLCPMC1			OFF	
MB91F527RWCPMC1		ON	ON	
MB91F527RYCPMC1			OFF	
MB91F527RJCPMC1		OFF	ON	
MB91F527RLCPMC1			OFF	LQN•144 pin,
MB91F528RSCPMC1	None	ON	ON	(Lead pitch 0.4mm) Plastic
MB91F528RUCPMC1			OFF	
MB91F528RHCPMC1		OFF	ON	
MB91F528RKCPMC1			OFF	
MB91F527RSCPMC1		ON	ON	
MB91F527RUCPMC1			OFF	
MB91F527RHCPMC1		OFF	ON	
MB91F527RKCPMC1			OFF	
MB91F528MWCEQ	Yes	ON	ON	
MB91F528MYCEQ			OFF	
MB91F528MJCEQ		OFF	ON	
MB91F528MLCEQ			OFF	
MB91F527MWCEQ		ON	ON	
MB91F527MYCEQ			OFF	
MB91F527MJCEQ		OFF	ON	
MB91F527MLCEQ			OFF	LER•208 pin,
MB91F528MSCEQ	None	ON	ON	Plastic
MB91F528MUCEQ			OFF	
MB91F528MHCEQ		OFF	ON	
MB91F528MKCEQ			OFF	
MB91F527MSCEQ		ON	ON	
MB91F527MUCEQ			OFF	
MB91F527MHCEQ		OFF	ON	
MB91F527MKCEQ			OFF	

Document Number: 002-04669 Rev. \*D Page **227** of **254** 



Part number	Sub clock	CSV Initial value	LVD Initial value	Package* <sup>2</sup>
MB91F528UWCEQ	Yes	ON	ON	
MB91F528UYCEQ			OFF	
MB91F528UJCEQ		OFF	ON	
MB91F528ULCEQ			OFF	
MB91F527UWCEQ		ON	ON	
MB91F527UYCEQ			OFF	
MB91F527UJCEQ		OFF	ON	
MB91F527ULCEQ			OFF	LEP•176 pin,
MB91F528USCEQ	None	ON	ON	Plastic
MB91F528UUCEQ			OFF	
MB91F528UHCEQ		OFF	ON	
MB91F528UKCEQ			OFF	
MB91F527USCEQ		ON	ON	
MB91F527UUCEQ			OFF	
MB91F527UHCEQ		OFF	ON	
MB91F527UKCEQ			OFF	
MB91F528RWCEQ	Yes	ON	ON	
MB91F528RYCEQ			OFF	
MB91F528RJCEQ		OFF	ON	
MB91F528RLCEQ			OFF	
MB91F527RWCEQ		ON	ON	
MB91F527RYCEQ			OFF	
MB91F527RJCEQ		OFF	ON	
MB91F527RLCEQ			OFF	LEx•144 pin,
MB91F528RSCEQ	None	ON	ON	Plastic
MB91F528RUCEQ			OFF	
MB91F528RHCEQ		OFF	ON	
MB91F528RKCEQ			OFF	
MB91F527RSCEQ		ON	ON	
MB91F527RUCEQ			OFF	
MB91F527RHCEQ		OFF	ON	
MB91F527RKCEQ			OFF	

<sup>\*1:</sup> It is only supported for customers who have already adopted it now. We do not recommend adopting new products.

<sup>\*2:</sup> For details of the package, see "■ PACKAGE DIMENSIONS ".

## 19. Ordering Information MB91F52xxxD

Part number	Sub clock	CSV Initial value	LVD Initial value	Package* <sup>1</sup>
MB91F528YWDPB	Yes	ON	ON	
MB91F528YJDPB		OFF	ON	
MB91F527YWDPB		ON	ON	
MB91F527YJDPB		OFF	ON	PAB • 416 pin,
MB91F528YSDPB	None	ON	ON	Plastic)
MB91F528YHDPB		OFF	ON	
MB91F527YSDPB		ON	ON	
MB91F527YHDPB		OFF	ON	
MB91F528MWDPMC	Yes	ON	ON	
MB91F528MJDPMC		OFF	ON	
MB91F527MWDPMC		ON	ON	
MB91F527MJDPMC		OFF	ON	LQR • 208 pin,
MB91F528MSDPMC	None	ON	ON	Plastic
MB91F528MHDPMC		OFF	ON	
MB91F527MSDPMC		ON	ON	
MB91F527MHDPMC		OFF	ON	
		<u> </u>	<u> </u>	
MB91F528UWDPMC	Yes	ON	ON	
MB91F528UJDPMC		OFF	ON	
MB91F527UWDPMC		ON	ON	
MB91F527UJDPMC		OFF	ON	LQP · 176 pin,
MB91F528USDPMC	None	ON	ON	Plastic
MB91F528UHDPMC		OFF	ON	
MB91F527USDPMC		ON	ON	
MB91F527UHDPMC		OFF	ON	
MB91F528RWDPMC	Yes	ON	ON	
MB91F528RJDPMC		OFF	ON	
MB91F527RWDPMC		ON	ON	
MB91F527RJDPMC		OFF	ON	LQS • 144 pin,
MB91F528RSDPMC	None	ON	ON	(Lead pitch 0.5mm Plastic
MB91F528RHDPMC		OFF	ON	· idolio
MB91F527RSDPMC		ON	ON	
MB91F527RHDPMC		OFF	ON	

Document Number: 002-04669 Rev. \*D Page **229** of **254** 



Page 230 of 254

Part number	Sub clock	CSV Initial value	LVD Initial value	Package* <sup>1</sup>
MB91F528RWDPMC1	Yes	ON	ON	
MB91F528RJDPMC1		OFF	ON	
MB91F527RWDPMC1		ON	ON	
MB91F527RJDPMC1		OFF	ON	LQN • 144 pin,
MB91F528RSDPMC1	None	ON	ON	(Lead pitch 0.4mm) Plastic
MB91F528RHDPMC1		OFF	ON	
MB91F527RSDPMC1		ON	ON	
MB91F527RHDPMC1		OFF	ON	
		1		
MB91F528MWDEQ	Yes	ON	ON	
MB91F528MJDEQ		OFF	ON	
MB91F527MWDEQ		ON	ON	
MB91F527MJDEQ		OFF	ON	LER · 208 pin,
MB91F528MSDEQ	None	ON	ON	Plastic
MB91F528MHDEQ		OFF	ON	
MB91F527MSDEQ		ON	ON	
MB91F527MHDEQ		OFF	ON	
MDOAFFOOLIMADEO		ON	ON	
MB91F528UWDEQ	Yes	ON	ON	
MB91F528UJDEQ		OFF	ON	
MB91F527UWDEQ		ON	ON	
MB91F527UJDEQ	Nama	OFF	ON	LEP • 176 pin, Plastic
MB91F528USDEQ	None	ON OFF	ON	i idolio
MB91F528UHDEQ		ON	ON ON	
MB91F527USDEQ MB91F527UHDEQ				
MID9 IF 327 UNDEQ		OFF	ON	
MB91F528RWDEQ	Yes	ON	ON	
MB91F528RJDEQ		OFF	ON	
MB91F527RWDEQ		ON	ON	
MB91F527RJDEQ		OFF	ON	LES • 144 pin,
MB91F528RSDEQ	None	ON	ON	Plastic
MB91F528RHDEQ		OFF	ON	
MB91F527RSDEQ		ON	ON	
MB91F527RHDEQ		OFF	ON	

## 20. Ordering Information MB91F52xxxE

Part number	Sub clock	CSV Initial value	LVD Initial value	Package* <sup>1</sup>
MB91F528YWEPB	Yes	ON	ON	
MB91F528YJEPB		OFF	ON	
MB91F527YWEPB		ON	ON	
MB91F527YJEPB		OFF	ON	PAB • 416 pin,
MB91F528YSEPB	None	ON	ON	Plastic)
MB91F528YHEPB		OFF	ON	
MB91F527YSEPB		ON	ON	
MB91F527YHEPB		OFF	ON	
MB91F528MWEPMC	Yes	ON	ON	
MB91F528MJEPMC		OFF	ON	
MB91F527MWEPMC		ON	ON	
MB91F527MJEPMC		OFF	ON	LQR • 208 pin,
MB91F528MSEPMC	None	ON	ON	Plastic
MB91F528MHEPMC		OFF	ON	
MB91F527MSEPMC		ON	ON	
MB91F527MHEPMC		OFF	ON	
		_		
MB91F528UWEPMC	Yes	ON	ON	
MB91F528UJEPMC		OFF	ON	
MB91F527UWEPMC		ON	ON	
MB91F527UJEPMC		OFF	ON	LQP • 176 pin,
MB91F528USEPMC	None	ON	ON	Plastic
MB91F528UHEPMC		OFF	ON	
MB91F527USEPMC		ON	ON	
MB91F527UHEPMC		OFF	ON	
MB91F528RWEPMC	Yes	ON	ON	
MB91F528RJEPMC		OFF	ON	
MB91F527RWEPMC		ON	ON	
MB91F527RJEPMC		OFF	ON	LQS • 144 pin,
MB91F528RSEPMC	None	ON	ON	(LeaE pitch 0.5mm) Plastic
MB91F528RHEPMC		OFF	ON	i idolio
MB91F527RSEPMC		ON	ON	
MB91F527RHEPMC		OFF	ON	

Document Number: 002-04669 Rev. \*D Page **231** of **254** 




Part number	Sub clock	CSV Initial value	LVD Initial value	Package* <sup>1</sup>
MB91F528RWEPMC1	Yes	ON	ON	
MB91F528RJEPMC1		OFF	ON	
MB91F527RWEPMC1		ON	ON	
MB91F527RJEPMC1		OFF	ON	LQN · 144 pin,
MB91F528RSEPMC1	None	ON	ON	(LeaE pitch 0.4mm) Plastic
MB91F528RHEPMC1		OFF	ON	
MB91F527RSEPMC1		ON	ON	
MB91F527RHEPMC1		OFF	ON	
MB91F528MWEEQ	Yes	ON	ON	
MB91F528MJEEQ		OFF	ON	
MB91F527MWEEQ		ON	ON	
MB91F527MJEEQ		OFF	ON	LER • 208 pin,
MB91F528MSEEQ	None	ON	ON	Plastic
MB91F528MHEEQ		OFF	ON	
MB91F527MSEEQ		ON	ON	
MB91F527MHEEQ		OFF	ON	
		<u> </u>	1	
MB91F528UWEEQ	Yes	ON	ON	
MB91F528UJEEQ		OFF	ON	
MB91F527UWEEQ		ON	ON	
MB91F527UJEEQ		OFF	ON	LEP • 176 pin,
MB91F528USEEQ	None	ON	ON	Plastic
MB91F528UHEEQ		OFF	ON	
MB91F527USEEQ		ON	ON	
MB91F527UHEEQ		OFF	ON	
		<u> </u>	1	
MB91F528RWEEQ	Yes	ON	ON	
MB91F528RJEEQ		OFF	ON	
MB91F527RWEEQ		ON	ON	
MB91F527RJEEQ		OFF	ON	LES • 144 pin,
MB91F528RSEEQ	None	ON	ON	Plastic
MB91F528RHEEQ		OFF	ON	
MB91F527RSEEQ		ON	ON	
MB91F527RHEEQ		OFF	ON	



### 21. Package Dimensions

### LQS144, 144 Lead Plastic Low Profile Quad Flat Package




PACKAGE		LQS144	
SYMBOL	MIN.	NOM.	MAX.
A	_	_	1.70
A1	0.06		0.26
۵	0.17	0.22	0.27
С	0.09	_	0.20
D	2	2.00 BS0	).
D1	2	0.00 BS0	).
θ	0.50 BSC		
E	22.00 BSC.		
E1	2	0.00 BS0	).
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	_		0.20
bbb		_	0.10
ccc			0.08
ddd	<u> </u>		
N		144	

#### **NOTES**

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm) ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H. TO BE DETERMINED AT SEATING PLANE C.
- SDIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- **®** DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS DI AND ET ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (8) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- \$ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



### LQN144, 144 Lead Plastic Low Profile Quad Flat Package



PACKAGE		LQN144	
SYMBOL	MIN.	NOM.	MAX.
A		_	1.70
A1	0.05		0.15
b	0.145	0.18	0.215
C	0.115	_	0.195
D	1	8.00 BSC	; ·
D1	16.00 BSC.		
e	0.40 BSC		
E	18.00 BSC.		
E1	1	6.00 BSC	```
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
888	_	_	0.20
bbb			0.10
ccc	<u> </u>		
ddd	_	_	0.07
N		144	


#### NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
   DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
- ADIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED
  AT DATUM PLANE H.
- © DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ⚠REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- & DIMENSION & DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED & MAXIMUM BY MORE THAN 0.08mm, DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 10.41 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Rev. A



### LQP176, 176 Lead Plastic Low Profile Quad Flat Package



PACKAGE		LQP176	
SYMBOL	MIN. NOM. MAX.		
Α		_	1.70
A1	0.00	_	0.20
b	0.17	0.22	0.27
С	0.09		0.20
D	2	6.00 BSC	).
D1	24.00 BSC.		
е	0.50 BSC		
E	26.00 BSC.		
E1	2	4.00 BSC	).
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	_		0.20
bbb			0.10
ccc			0.08
ddd	<u> </u>		
N		176	

#### NOTES


- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
   DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
- ALLOWABLE PROTROSION IS 0.20mm PRE SIDE.

  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED

  AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- \*\*REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ÂDIMENSION & DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED & MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 10.41 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



### LQR208, 208 Lead Plastic Low Profile Quad Flat Package



PACKAGE	LQR208			
SYMBOL	MIN.	NOM.	MAX.	
A	_	_	1.70	
A1	0.05		0.15	
b	0.17	0.22	0.27	
С	0.09		0.20	
D	3	0.00 BSC	<b>)</b> .	
D1	28.00 BSC.			
е	0.50 BSC			
E	30.00 BSC.			
E1	2	8.00 BSC	<b>)</b> .	
L	0.45	0.60	0.75	
L1	0.30	0.50	0.70	
aaa	_		0.20	
bbb	_		0.10	
ccc	_	_	0.08	
ddd	<u> </u>			
N		208		

### **NOTES**

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)


  ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING
  LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- $\begin{tabular}{ll} \begin{tabular}{ll} \beg$
- ATO BE DETERMINED AT SEATING PLANE C.
  SIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.


  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED


  AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ⚠REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS DI AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION 6 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (8) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.




### LES144 144PIN ExposedPAD Low Profile Quad Flat Package









PACKAGE		LES144		JEDEC		MO-108C	
SYMBOL	MIN.	NOM.	MAX.	SYMBOL	MIN.	NOM.	MAX.
Α	_	_	1.70	aaa		0.20	
<b>A</b> 1	0.00	_	0.20	bbb		0.10	
A2	1.35	1.40	1.45	CCC		0.08	
D	22	22.00 BSC.		ddd		0.08	
D <sub>1</sub>	20	20.00 BSC.		N		144	
D <sub>2</sub>	8.25 REF						
D <sub>3</sub>	7.	05 REF					

CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
 DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

**BOTTOM VIEW** 

- (A) DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- (A) DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- 9. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- 0) THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 11.A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Rev. B

Ε

Εı

E<sub>2</sub>

Ез

 $R_1$ 

R<sub>2</sub>

θ

C

b

L

L<sub>1</sub>

22.00 BSC

20.00 BSC.

8.25 REF

7.05 REF

4°

0.22

0.60

0.25

1.00 REF

0.50 BSC.

0.20

8°

0.20

0.27

0.75

0.08

0.08

0°


0.12


0.17

0.45




### LEP176 176PIN ExposedPAD Low Profile Quad Flat Package









PACKAGE	KAGE LEP176			JEDEC		MO-108C	
SYMBOL	MIN.	NOM.	MAX.	SYMBOL	MIN.	NOM.	MAX.
Α	_		1.70	aaa		0.20	
A1	0.00	_	0.20	bbb		0.10	
A2	1.35	1.40	1.45	ccc		80.0	
D	26.00 BSC.		ddd		80.0		
D <sub>1</sub>	24.00 BSC.		N		176		
D <sub>2</sub>	9.26 REF						
D-		NO DEE					

	1.70	aaa	0.20	
_	0.20	bbb	0.10	
0	1.45	ccc	0.08	
SC.		ddd	0.08	

8.06 REF Dз 26.00 BSC. Ε Εı 24.00 BSC E<sub>2</sub> 9.26 REF Ез 8.06 REF Rı 0.08 R<sub>2</sub> 0.08 0.20 θ 0° 4° 8° 0.12 0.20 C 0.17 0.22 0.27 b

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm) ⚠DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

**BOTTOM VIEW** 

- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H. ATO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- **6** DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS DI AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- & DIMENSION & DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6
  MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- 9. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- 10 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 11 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Rev. B

0.60

0.25

1.00 REF

0.50 BSC.

0.75


0.45


L L<sub>1</sub>

L 2




### LER208 208PIN ExposedPAD Low Profile Quad Flat Package









PACKAGE	LER208			JEDEC		MO-108C	
SYMBOL	MIN.	NOM.	MAX.	SYMBOL	MIN.	NOM.	MAX.
Α	_	_	1.70	aaa		0.20	
A1	0.00	_	0.20	bbb		0.10	
A2	1.35	1.40	1.45	ccc		0.08	
D	30.00 BSC.			ddd		0.08	
D <sub>1</sub>	28.00 BSC.		N		208		
D <sub>2</sub>	9.26 REF						
Dз	8.06 REF						
E	30.00 BSC.						
E <sub>1</sub>	28.00 BSC.						
E <sub>2</sub>	9.:	26 REF					

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
   DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- 🟂 DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ADIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- 9. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 11.41 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Rev. A

8.06 REF

0.22

0.60

0.25

1.00 REF

0.50 BSC.

0.20

8°

0.20

0.27

0.08

0.08

٥°

0.12

0.17

0.45

Ез

R<sub>1</sub>

R<sub>2</sub>

θ

C

b


L


L<sub>1</sub>


L 2




### PAB416 416 BALL PLASTIC BALL GRID ARRAY PACKAGE









- DIMENSIONS AND TOLERANCES METHODS PER ASME Y14.5-2009.
   THIS OUTLINE CONFORMS TO JEP95, SECTION 4.5.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-010.
- 4. @ REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- ÀSD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

  WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SDOR SE⊨0.

  WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SDOR SE⊨0/2
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

Rev. 0A

Document Number: 002-04669 Rev. \*D Page 240 of 254



### 22. Errata

This section describes the errata for the MB91520 Series. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

#### **Part Numbers Affected**

Part Number
MB91F527R/U/M/Y, MB91F528R/U/M/Y

#### MB91F527/8 Qualification Status

Product Status: Production

### **Errata Summary**

The following table defines the errata applicability to available MB91520 Series devices.

Items	Part Number	Silicon Revision	Fix Status
[1]. Power-on Conditions is not enough in the Datasheet Specification	MB91F527R/U/M/Y, MB91F528R/U/M/Y	С	Will be fixed in production silicon version D, E
[2]. Limitation for Watch mode (power off)		C, D, E	-

### 1. Power-on Conditions is not enough in the Datasheet Specification

#### ■ Problem Definition

If the Power-On Reset and Internal Low Voltage Detection are not generated, some port functions will not be available.

#### ■ Parameters Affected

toff for Power off time on Power-on Conditions

VCC Power ramp rate on Power-on Conditions

### ■ Trigger Condition

When the power supply voltage to the MCU has been turned off but has not reached 0 V when the power supply voltage is turned on again, MCU does not generate an internal power-on-reset signal (Power-On reset or Internal LVD reset). Then, some port functions will not be available.

If below condition (1) or (2) or (3) is satisfied, Power-On Reset (Initialization-Reset signal) is generated and no problem occurs.

- (1) The VCC voltage is less than 200 mV for 50 ms or longer (t<sub>OFF</sub>)
- (2) VCC Power ramp rate less than 4 mV/ $\mu$ s (dV/dt) until a voltage level for a safe Power-On detection is reached
- (3) C-pin voltage is below 60 mV when VCC is turned on again

#### ■ Scope of Impact

For the affected parts, when the Power-On Reset and Internal Low Voltage Detection are not generated, the MCU may set invalid package and sub clock option information. Therefore, the MCU may operate with an invalid pin configuration.

Document Number: 002-04669 Rev. \*D Page 241 of 254



#### ■ Workaround

For the affected parts, it is necessary to satisfy at least one of the Power-On Reset requirements for any Power-On event as given below:

- (1) The VCC voltage is less than 200 mV for 50 ms or longer (t<sub>OFF</sub>)
- (2) VCC Power ramp rate is less than 4 mV/µs (dV/dt) until a voltage level for a safe Power-On detection is reached
- (3) C-pin voltage is below 60 mV when VCC is turned on again

If the customer system does not satisfy the condition above-mentioned, Cypress will releases new version D, so Cypress recommends the version D for MB91F52x. The new version prevents the limitation when an external reset signal is asserted at pin RSTX anytime the supply voltage (VCC) is turned on.

#### ■ Fix Status

Will be fixed in production silicon version D, E

#### 2. Limitation for Watch mode (power off)

#### **■ Problem Definition**

If the below all trigger conditions (1) to (3) are satisfied, the below registers will be initialized after MCU recovers from watch mode (power off).

#### ■ Trigger Conditions

- (1) Using the watch mode (power off)
- (2) Interrupt levels that are used as sources for recovering from the watch mode (power off) are '16' to '30', or using NMIX pin as source for recovering from the watch mode (power off)
- (3) The sources for recovering from the watch mode (power off) are generated between PCLK 1 cycle and PMUCLK 3 cycles (\*), after CPU state changes to the watch mode (power off)
  - (\*): In case of PCLK = 0.5 MHz and PMUCLK = 32 kHz, it is approx. 2  $\mu$ s to 100  $\mu$ s

#### ■ Scope of Impact

If the all trigger conditions (1) to (3) are satisfied, the below registers will be initialized after MCU recovers from watch mode (power off).

WTCRH, WTCRM, WTCRL

**CSELR.SCEN** 

**CMONR.SCRDY** 

CCRTSELR.CST

CCRTSELR.CSC

### ■ Workaround

It is necessary to satisfy the below both conditions of (1) and (2).

- (1) Interrupt levels that are used as sources for recovering from the watch mode (power off) are '31', before CPU state changes to the watch mode (power off)
- (2) Don't use NMIX pin as source for recovering from the watch mode (power off)

#### ■ Fix Status

Will not be planned

Document Number: 002-04669 Rev. \*D Page 242 of 254



## 23. Major Changes

Spansion Publication Number: MB91F528\_DS705-00016

Page	Section	Change Results
Revision 1		- Trango Rosano
_	_	Initial release
Cypress D	Occument Number: 002-04669	
Rev *B		
1, 3	Features	Package description modified to JEDEC description.
6, 8, 10, 12	Product Lineup	Package description modified to JEDEC description.
53	6. Handling Devices ■During power-on	The following sentence modified as fdeleted from Interrupt (Error)  To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50µs or longer (between 0.2V and 2.7V) during power-on.  (Correct)  To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic increasing during power-on.  Power-on prohibits that the voltage goes up and down and voltage rising stops temporarily.
146, 150, 154, 158	10. Interrupt Vector Table	The following sentence deleted from Interrupt vector table.  *number up corrected. (Error)  *5: It does not support the DMA transfer by the interrupt because of the RAM ECC bit error.
160	11. Electrical Characteristics Absolute Maximum Ratings	*10 to *12: Package description modified to JEDEC description.
166	13. DC Characteristics Pull-up resistance	The following pin name deleted from R <sub>UP3</sub> . P073, P074, P077
169	14. AC Characteristics (1) Main Clock Timing	*3 and *4: Package description modified to JEDEC description.
172	14. AC Characteristics (2) Reset Input	Added the At power-on*2 condition to the remarks in Reset input time.
174	14. AC Characteristics (3) Power-on Conditions	Deleted the Slope detection undetected specification.  Added the Power ramp rate and C pin voltage at Power-on.  *1, *2: Changed the sentence.  Added *3, *4, Note, Figure at the Power off time, Power ramp rate, C pin voltage at Power-on.
217 to 220	18. Ordering Information	Package description modified to JEDEC description.
221, 222	19. Ordering Information	Added the following description. ■ORDERING INFORMATION MB91F52xxxD
223 to 230	20. Package Dimensions	Package description modified to JEDEC description.

Document Number: 002-04669 Rev. \*D Page **243** of **254** 



Page	Section	Change Results
Rev *C	,	, g
		The following sentence modified in I2C as following:
		(Error)
		< I2C >
		10 channels (ch.3, ch.4, ch.12 to ch.19) Standard mode /
		High-speed mode supported
5	Features	Standard mode (Max. 100kbps) / High-speed mode (Max.
3	Peripheral Functions	400kbps) supported
		(Correct)
		< I2C >
		10 channels (ch.3, ch.4, ch.12 to ch.19) Standard mode /
		Fast mode supported
		Standard mode (Max. 100kbps) / Fast mode (Max. 400kbps)
		supported
		The following *3 added as follows:
		(Error)
5	1. Product Lineup	Multi-Function Serial 12 channels
		(0
		(Correct) Multi-Function Serial 12 channels 3
		The following *4 added as follows:
		(F)
6	1. Product Lineup	(Error) Power supply 2.7 V to 5.5 V
O	1.1 Toddet Eineup	2.7 V to 0.0 V
		(Correct)
		Power supply 2.7 V to 5.5 V <sup>34</sup>
		The following sentence added as follows:
		(Correct)
		*3: Only channel 3 and channel 4 support the I <sup>2</sup> C (fast
		mode/standard mode).
		Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I <sup>2</sup> C (standard mode).
		*4: Detection voltage of the external low voltage detection
6	1. Product Lineup	reset (initial) is 2.8V±8% (2.576V to 3.024V).
O	1. Floduct Lineup	This detection voltage (2.576V) is below the minimum
		operation guarantee voltage (2.7V).
		Between this detection voltage and the minimum operation
		guarantee voltage, MCU functions are not guaranteed except
		for the low voltage detector.
		Note that although the detection level is below the minimum
		operation guarantee voltage, the LVD reset factor flag is set
		as the voltage drops below the detection level.

Document Number: 002-04669 Rev. \*D Page **244** of **254** 



Page	Section	Change Results			
		The following *2 added as follows:			
		(5)			
_	4. Deadwet Lines	(Error) Multi-Function Serial 12 channels			
7	1. Product Lineup	Wulti-Function Senai   12 channels			
		(Correct)			
		Multi-Function Serial 12 channels *2			
		The following *3 added as follows:			
		(5)			
8	Product Lineup	(Error) Power supply 2.7 V to 5.5 V			
0	1. Product Lineup	Z.7 V to 5.5 V			
		(Correct)			
		Power supply 2.7 V to 5.5 V *3			
		The following sentence added as follows:			
		(Correct)			
		(Correct) *2: Only channel 3 and channel 4 support the I <sup>2</sup> C (high-speed			
		mode/standard mode).			
		Only channel 5, channel 6, channel 7, channel 8 and			
		channel 11 support the I <sup>2</sup> C (standard mode).			
		*3: Detection voltage of the external low voltage detection			
8	1 Draduct Lineup	reset (initial) is 2.8V±8% (2.576V to 3.024V).			
٥	1. Product Lineup	This detection voltage (2.576V) is below the minimum			
		operation guarantee voltage (2.7V).			
		Between this detection voltage and the minimum operation			
		guarantee voltage, MCU functions are not guaranteed except			
		for the low voltage detector.			
		Note that although the detection level is below the minimum			
		operation guarantee voltage, the LVD reset factor flag is set			
		as the voltage drops below the detection level.			
		The following *2 added as follows:			
		(Error)			
9	1. Product Lineup	Multi-Function Serial 20 channels			
	roddot Emodp				
		(Correct)			
		Multi-Function Serial 20 channels 2			
		The following *3 added as follows:			
		(Error)			
10	1. Product Lineup	Power supply 2.7 V to 5.5 V			
		(Correct)			
		Power supply 2.7 V to 5.5 V <sup>3</sup>			

Document Number: 002-04669 Rev. \*D Page **245** of **254** 



Page	Section	Change Results
		The following sentence added as follows:
10	1. Product Lineup	(Correct) *2: Only channel 3, channel 4 and channel 12 to channel 19 support the I <sup>2</sup> C (high-speed mode/standard mode). Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I <sup>2</sup> C (standard mode) *3: Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set
		as the voltage drops below the detection level.  The following *1 added as follows:
11	1. Product Lineup	(Error)  Multi-Function Serial 20 channels  (Correct)  Multi-Function Serial 20 channels
12	1. Product Lineup	The following *2 added as follows:  (Error) Power supply  (Correct) Power supply  2.7 V to 5.5 V
12	1. Product Lineup	The following sentence added as follows:  (Correct)  *1: Only channel 3, channel 4 and channel 12 to channel 19 support the I²C (high-speed mode/standard mode).  Only channel 5, channel 6, channel 7, channel 8 and channel 11 support the I²C (standard mode).  *2: Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V).  This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V).  Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector.  Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set
		as the voltage drops below the detection level.

Document Number: 002-04669 Rev. \*D Page **246** of **254** 



Page	Section	Change Results
53	■During Power-on	The following sentence modified as following:  (Error)  To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic increasing during power-on.  Power-on prohibits that the voltage goes up and down and voltage rising stops temporarily.  (Correct)  To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on.
163	12. Electrical Characteristics Recommended operating conditions	The following sentence modified as following:  (Error)  *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative. Moreover, minimum value with an effective external low-voltage detection reset becomes a voltage until generating low-voltage detection reset.  (Correct)  *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative.  Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V).  This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V).  Between this detection voltage and the minimum operation guarantee voltage,  MCU functions are not guaranteed except for the low voltage detector.  Note that although the detection level is below the minimum operation guarantee voltage,  the LVD reset factor flag is set as the voltage drops below the detection level.
178, 179	14. AC Characteristics	Added (3-2) Power-on Conditions for MB91F52xxxE

Document Number: 002-04669 Rev. \*D Page **247** of **254** 



Page	Section	Change Results					
		The following sentence modified as following:					
204	14. AC Characteristics (4) Multi-function Serial (4-4) I <sup>2</sup> C timing		otes: O high-	speed m	Max ch.4 and code corres	sponder	
			orrect)	Fast mod	de* <sup>3</sup> Max	Unit	Remarks
			fast ı : A fast	mode cori	responder bus devic	ice. ce can b	.19 are standard mode/ e used ne Detection voltage as
		fol	following:  (Error)  Value  Min Typ Max  Unit Remarks				
			2.7	-	5.5	V	
208	14. AC Characteristics (8) Low voltage detection (External		-8%	2.8	+8%	V	When power-supply voltage falls and detection level is set initially
	low-voltage detection)						
		(Correct)					
			Min	Value Typ	Max	Unit	Remarks
		<b> </b>	2.7	- 76	5.5	V	
			-8%	LVD5F _SEL [3:0]	+8%	V	LVD5F_SEL[3:0] are programmable. Refer to the hardware manual.
			ne follow	ving sente	ence modi	fied as f	following:
208	14. AC Characteristics (9) Low voltage detection (RAM retention low-voltage detection)		(9) Low voltage detection (Internal low-voltage detection)				
			orrect) ) Low tection	•	detection	n (RAM	I retention low-voltage



Page	Section	Change Results
231, 232	20. Ordering Information	Added the following description. ■ORDERING INFORMATION MB91F52xxxE
Rev *D		
		The following sentence should be modified as follows:
2	Features	(Error) Conversion time : 1µs
		(Correct) Conversion time: 1.4µs
		Conversion time : 1.443
6		The following sentence should be modified as follows:
	1. Product Lineup	(Error)  *4: Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level.
		(Correct)  *4: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

Document Number: 002-04669 Rev. \*D Page **249** of **254** 



Page	Section	Change Results		
<b>Page</b> 8, 10	1. Product Lineup	Change Results  The following sentence should be modified as follows:  (Error)  *3: Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level.		
		*3: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.		
12	1. Product Lineup	The following sentence should be modified as follows:  (Correct)  *2: Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level.  *2: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset		
		before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.		

Document Number: 002-04669 Rev. \*D Page **250** of **254** 



Page	Section	Change Results
		The following sentence should be modified as follows:
163	12. Electrical Characteristics Recommended operating conditions	(Error) *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative.  Detection voltage of the external low voltage detection reset (initial) is 2.8V±8% (2.576V to 3.024V). This detection voltage (2.576V) is below the minimum operation guarantee voltage (2.7V). Between this detection voltage and the minimum operation guarantee voltage, MCU functions are not guaranteed except for the low voltage detector. Note that although the detection level is below the minimum operation guarantee voltage, the LVD reset factor flag is set as the voltage drops below the detection level.
		(Correct) *1: When it is used outside recommended operation guarantee range (range of the operation guarantee), contact your sales representative.  The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.
168	11. Electrical Characteristics DC Characteristics	Pin name of R <sub>UP3</sub> should be modified as follows:  (Error)  Port pin other than P035,041,093,122,222,227,232,236  (Correct)  Port pin other than  P035,041,073,074,077,093,122,222,227,232,236
208	11. Electrical Characteristics (8) Low voltage detection (External low-voltage detection)	Note of Detection voltage should be added as follows:  (Correct)  Detection voltage *3  *3: The initial detection voltage of the external low voltage detection is 2.8V±8% (2.576V to 3.024V). This LVD setting cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage (2.7V). Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

Document Number: 002-04669 Rev. \*D Page **251** of **254** 



Page	Section	Change Results
208	11. Electrical Characteristics (9) Low voltage detection (Internal low-voltage detection)	The following sentence modified as following:  (Error)  (9) Low voltage detection (RAM retention low-voltage detection)  (Correct)  (9) Low voltage detection (Internal low-voltage detection)  The following symbol should be modified as follows:  (Error)  *  (Correct)  Note of Detection voltage should be added as follows:  (Correct)  Detection voltage  *2: The detection voltage of the internal low voltage detection is 0.9V±0.1V. This LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.
241, 242	22. Errata	Limitation for Watch mode (power off) should be added in Errata.

Document Number: 002-04669 Rev. \*D Page **252** of **254** 



# **Document History**

Document Title: MB91F527R/MB91F527U/MB91F527M/MB91F528R/MB91F528U/MB91F528M/MB91F528Y

32-bit FR81S Microcontroller

Document Number: 002-04669

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	_	_	03/28/2014	Initial release
*A	5005210	JHMU	11/16/2015	Updated to Cypress template.  Added the following note to the remarks of ""L" level average output current" and ""H" level average output current" in "Absolute Maximum Ratings" of "ELECTRICAL CHARACTERISTICS".  *13: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106.  *14: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.  Added Errata section.
*B	5107086	KUME	01/26/2016	For details, please see the chapter 21. Major Changes.
*C	5196361	KUME	04/28/2016	For details, please see the chapter 23. Major Changes.
*D	5318662	KUME	06/22/2016	For details, please see the chapter 23. Major Changes.

Document Number: 002-04669 Rev. \*D Page **253** of **254** 



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

**Products** 

ARM® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Lighting & Power Control cypress.com/powerpsoc

Memory cypress.com/memory

PSoC cypress.com/psoc

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless/RF cypress.com/wireless

**PSoC® Solutions** 

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

**Cypress Developer Community** 

Community | Forums | Blogs | Video | Training | Components

Technical Support cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

© Cypress Semiconductor Corporation, 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress overring the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04669 Rev. \*D June 22, 2016 Page **254** of **254**