MAX22444-MAX22446

Reinforced, Fast, Low-Power, Four-Channel Digital Isolators

Absolute Maximum Ratings

V _{DDA} to GNDA0.3V to +6V	Continuous Power Dissipation (T _A = +70°C)
V _{DDB} to GNDB0.3V to +6V	Wide SOIC (derate 14.1mW/°C above +70°C)1126.8mW
IN_ on Side A, ENA, ENA, DEFA to GNDA0.3V to +6V	Operating Temperature Range40°C to +125°C
IN_ on Side B, ENB, DEFB to GNDB0.3V to +6V	Maximum Junction Temperature+150°C
OUT_ on Side A to GNDA0.3V to (V _{DDA} + 0.3V)	Storage Temperature Range60°C to +150°C
OUT_ on Side B to GNDB0.3V to (V _{DDB} + 0.3V)	Lead Temperature (soldering, 10s)+300°C
Short-Circuit Continuous Current	Soldering Temperature (reflow)+260°C
OUT_ on Side A to GNDA,	
OUT_ on Side B to GNDB±30mA	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device

Package Information

PACKAGE TYPE: 16 Wide SOIC					
Package Code	W16MS+12				
Outline Number	21-0042				
Land Pattern Number	90-0107				
THERMAL RESISTANCE, FOUR-LAYER BOARD					
Junction to Ambient (θ _{JA})	71°C/W				
Junction to Case (θ_{JC})	24°C/W				

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

DC Electrical Characteristics

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Notes } 1, 3)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY	·					
Supply Voltage	V _{DDA}	Relative to GNDA	1.71		5.5	V
	V _{DDB}	Relative to GNDB	1.71		5.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Undervoltage-Lockout Threshold	V _{UVLO} _	V _{DD} _ rising	1.5	1.6	1.66	V
Undervoltage-Lockout Threshold Hysteresis	V _{UVLO_HYST}			45		mV

DC Electrical Characteristics (continued)

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Notes } 1, 3)$

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
			V _{DDA} = 5V		0.54	1.00	
		500kHz square	V _{DDA} = 3.3V		0.53	0.97	
		wave, C _L = 0pF	V _{DDA} = 2.5V		0.52	0.96	
			V _{DDA} = 1.8V		0.50	0.68	7
			V _{DDA} = 5V		1.67	2.50	
Side A Supply Current		12.5MHz square	V _{DDA} = 3.3V		1.64	2.43	
(MAX22444_) (Note 2)	I _{DDA}	wave, C _L = 0pF	V _{DDA} = 2.5V		1.62	2.41	– mA
(***** =/			V _{DDA} = 1.8V		1.58	2.07	
			V _{DDA} = 5V		4.63	6.31	7
		50MHz square	V _{DDA} = 3.3V		4.53	6.17	
		wave, C _L = 0pF	V _{DDA} = 2.5V		4.48	6.11	
			V _{DDA} = 1.8V		4.34	5.60	
			V _{DDB} = 5V		1.19	2.06	
		500kHz square wave, C _L = 0pF	V _{DDB} = 3.3V		1.17	2.02	7
			V _{DDB} = 2.5V		1.17	2.01	mA
			V _{DDB} = 1.8V		1.14	1.92	
		12.5MHz square wave, C _L = 0pF	V _{DDB} = 5V		2.28	3.29	
Side B Supply Current (MAX22444)			V _{DDB} = 3.3V		1.85	2.79	
(Note 2)	I _{DDB}		V _{DDB} = 2.5V		1.68	2.58	
(11010 =)			V _{DDB} = 1.8V		1.51	2.33	
		50MHz square wave, C _L = 0pF	V _{DDB} = 5V		5.66	7.07	
			V _{DDB} = 3.3V		3.98	5.16	
			V _{DDB} = 2.5V		3.28	4.34	
			V _{DDB} = 1.8V		2.69	3.59	
			V _{DDA} = 5V		0.70	1.26	
		500kHz square	V _{DDA} = 3.3V		0.69	1.23	
		wave, C _L = 0pF	V _{DDA} = 2.5V		0.68	1.22	7
			V _{DDA} = 1.8V		0.66	0.99	
			V _{DDA} = 5V		1.83	2.70	
Side A Supply Current	I	12.5MHz square	V _{DDA} = 3.3V		1.70	2.53	m Λ
(MAX22445_) (Note 2)	I _{DDA}	wave, C _L = 0pF	V _{DDA} = 2.5V		1.63	2.45	mA
,			V _{DDA} = 1.8V		1.56	2.14	
			V _{DDA} = 5V		4.89	6.51	
		50MHz square	V _{DDA} = 3.3V		4.39	5.93	
		wave, C _L = 0pF	V _{DDA} = 2.5V		4.18	5.67	
			V _{DDA} = 1.8V		3.93	5.11	

www.analog.com Analog Devices | 3

DC Electrical Characteristics (continued)

 $(V_{DDA}-V_{GNDA}=1.71V~to~5.5V,~V_{DDB}-V_{GNDB}=1.71V~to~5.5V,~C_L=15pF,~T_A=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DDA}-V_{GNDA}=3.3V,~V_{DDB}-V_{GNDB}=3.3V,~V_{GNDA}=V_{GNDB},~T_A=+25^{\circ}C,~unless~otherwise~noted.)~(Notes~1,~3)$

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
			V _{DDB} = 5V		1.03	1.80	
		500kHz square wave, C _L = 0pF	V _{DDB} = 3.3V		1.01	1.76	
			V _{DDB} = 2.5V		1.01	1.75	
			V _{DDB} = 1.8V		0.98	1.61	7
			V _{DDB} = 5V		2.13	3.09	7
Side B Supply Current		12.5MHz square	V _{DDB} = 3.3V		1.80	2.70]
(MAX22445_) (Note 2)	I _{DDB}	wave, C _L = 0pF	V _{DDB} = 2.5V		1.66	2.54	– mA
(***** =)			V _{DDB} = 1.8V		1.53	2.27	7
			V _{DDB} = 5V		5.41	6.88	7
		50MHz square	V _{DDB} = 3.3V		4.11	5.41	7
		wave, C _L = 0pF	V _{DDB} = 2.5V		3.58	4.78	7
			V _{DDB} = 1.8V		3.11	4.11	7
			V _{DDA} = 5V		0.87	1.53	
		500kHz square	V _{DDA} = 3.3V		0.85	1.49	1
		wave, C _L = 0pF	V _{DDA} = 2.5V		0.84	1.49	mA
			V _{DDA} = 1.8V		0.82	1.30	
		12.5MHz square wave, C _L = 0pF	V _{DDA} = 5V		1.98	2.89	
Side A Supply Current			V _{DDA} = 3.3V		1.75	2.61	
(MAX22446_) (Note 2)	I _{DDA}		V _{DDA} = 2.5V		1.65	2.49	
(**************************************			V _{DDA} = 1.8V		1.55	2.20	
		50MHz square wave, C _L = 0pF	V _{DDA} = 5V		5.15	6.69	
			V _{DDA} = 3.3V		4.25	5.66	
			V _{DDA} = 2.5V		3.88	5.22	7
			V _{DDA} = 1.8V		3.52	4.60	7
			V _{DDB} = 5V		0.87	1.53	
		500kHz square	V _{DDB} = 3.3V		0.85	1.49	7
		wave, C _L = 0pF	V _{DDB} = 2.5V		0.84	1.49	1
			V _{DDB} = 1.8V		0.82	1.30	7
			V _{DDB} = 5V		1.98	2.89	7
Side B Supply Current		12.5MHz square	V _{DDB} = 3.3V		1.75	2.61]
(MAX22446_) (Note 2)	I _{DDB}	wave, C _L = 0pF	V _{DDB} = 2.5V		1.65	2.49	mA
/			V _{DDB} = 1.8V		1.55	2.20	
			V _{DDB} = 5V		5.15	6.69	
		50MHz square	V _{DDB} = 3.3V		4.25	5.66	
	wave, C _L = 0pF		V _{DDB} = 2.5V		3.88	5.22	
		V _{DDB} = 1.8V		3.52	4.60	7	

DC Electrical Characteristics (continued)

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Notes } 1, 3)$

PARAMETER	SYMBOL	CON	NDITIONS	MIN	TYP	MAX	UNITS
LOGIC INTERFACE (IN_, EN_, E	NA, DEF_, OUT_	_)					
		EN_, ENA , IN_	2.25V ≤ V _{DD} _ ≤ 5.5V	0.7 x V _{DD} _			
Input High Voltage	\ <u>'</u>	EN_, ENA, IN_	1.71V ≤ V _{DD} _ < 2.25V	0.75 x V _{DD} _			V
	V _{IH}	DEF_ (Note 2)	2.25V ≤ V _{DD} _ ≤ 5.5V	0.7 x V _{DD} _			V
		DLI _ (Note 2)	1.71V ≤ V _{DD} _ < 2.25V	0.75 x V _{DD} _			
		EN_, ENA, IN_	2.25V ≤ V _{DD} _ ≤ 5.5V			8.0	V
Input Low Voltage	V _{IL}	LIN_, LIVA, IIN_	1.71V ≤ V _{DD} _ < 2.25V			0.7	
	DEF	DEF_ (Note 2)	2.25V ≤ V _{DD} _ ≤ 5.5V			8.0	
			1.71V ≤ V _{DD} _ < 2.25V			0.7	
Input Hysteresis	V _{HYS}	EN_, ENA,	MAX2244_B/E/M/R/U		410		mV
		DEF_, IN_	MAX2244_C/F/N/S/V		80		
IN Input Pullup Current	I _{PU}	MAX2244_B/C/R/S		-10	-5	-1.5	μΑ
_ ' '	1.0	MAX2244_M/N,	DEFA = DEFB = high	-10	-5	-1.5	μ, ,
IN Innuit Dulldour Current		MAX2244_E/F/U/V		1.5	5	10	
IN_ Input Pulldown Current	I _{PD}	MAX2244_M/N,	DEFA = DEFB = low	1.5	5	10	μA
IN_ Input Capacitance	C _{IN}	f _{SW} = 1MHz			2		pF
ENA Pullup Current	I _{PU_ENA}	MAX2244_B/C/B	E/F	-10	-5	-1.5	μA
ENB Pullup Current	I _{PU_ENB}	MAX2244_B/C/B	F/F/R/S/U/V	-10	-5	-1.5	μA
ENA Pulldown Current	I _{PD EN}	MAX22445R/S/U/V		1.5	5	10	μA
DEF_ Pullup Current	I _{PU DEF}	MAX2244_M/N		-10	-5	-1.5	μA
OUT_ Output Voltage High	V _{OH}	I _{OUT} _ = -4mA source		V _{DD} _ - 0.4			V
OUT_ Output Voltage Low	V _{OL}	I _{OUT} = 4mA sin	k			0.4	V

Dynamic Characteristics MAX2244_C/F/N/S/V

 $(V_{DDA}-V_{GNDA}=1.71V~to~5.5V,~V_{DDB}-V_{GNDB}=1.71V~to~5.5V,~C_{L}=15pF,~T_{A}=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DDA}-V_{GNDA}=3.3V,~V_{DDB}-V_{GNDB}=3.3V,~V_{GNDA}=V_{GNDB},~T_{A}=+25^{\circ}C,~unless~otherwise~noted.)~(Notes~2,~4)$

PARAMETER	SYMBOL	C	CONDITIONS	MIN	TYP	MAX	UNITS
Common-Mode Transient Immunity	CMTI	IN_ = GND_ o	IN_ = GND_ or V _{DD_} (Note 5)		50		kV/µs
Maximum Data Bata	DB	2.25V ≤ V _{DD} _	2.25V ≤ V _{DD} ≤ 5.5V				Mhna
Maximum Data Rate	DR _{MAX}	1.71V ≤ V _{DD}	< 2.25V	150			Mbps
Minimum Dula a Width	DW	IN_ to	2.25V ≤ V _{DD} _ ≤ 5.5V			5.00	
Minimum Pulse Width	PW _{MIN}	OUT_	1.71V ≤ V _{DD} _ < 2.25V			6.67	ns
			4.5V ≤ V _{DD} _ ≤ 5.5V	4.1	5.7	9.2	
		IN_ to	3.0V ≤ V _{DD} ≤ 3.6V	4.2	6.5	10.2	
	t _{PLH}	OUT_, C _L = 15pF	2.25V ≤ V _{DD} ≤ 2.75V	4.9	7.9	13.4	
Propagation Delay		JE 1341	1.71V ≤ V _{DD} ≤ 1.89V	7.1	12.0	20.3	ns
(Figure 3)		IN_ to	4.5V ≤ V _{DD} ≤ 5.5V	4.3	6.1	9.4	115
			3.0V ≤ V _{DD} ≤ 3.6V	4.4	6.9	10.5	-
	t _{PHL}	OUT_, C _I = 15pF	2.25V ≤ V _{DD} ≤ 2.75V	5.1	8.2	14.1	
			1.71V ≤ V _{DD} ≤ 1.89V	7.2	12.1	21.7	
	PWD	t _{PLH} - t _{PHL}	4.5V ≤ V _{DD} _ ≤ 5.5V		0.4	2.0	- ns
Pulse Width Distortion			3.0V ≤ V _{DD} _ ≤ 3.6V		0.4	2.0	
Pulse Width Distortion			2.25V ≤ V _{DD} ≤ 2.75V		0.3	2.0	
			1.71V ≤ V _{DD} _ ≤ 1.89V		0.0	2.0	
		4.5V ≤ V _{DD} _:	≤ 5.5V			3.7	
	+	3.0V ≤ V _{DD} _:	≤ 3.6V			4.3	
	tsplh	2.25V ≤ V _{DD}	≤ 2.75V			6.0	
Propagation Delay Skew		1.71V ≤ V _{DD} _	1.71V ≤ V _{DD} ≤ 1.89V			10.3	
Part-to-Part (Same Channel)		4.5V ≤ V _{DD} _:	≤ 5.5V			3.8	ns
	+	3.0V ≤ V _{DD} _:	≤ 3.6V			4.7	
	tsphl	2.25V ≤ V _{DD} _	2.25V ≤ V _{DD} ≤ 2.75V			6.5	
		1.71V ≤ V _{DD} ≤ 1.89V				11.5	
Propagation Delay Skew Channel-to-Channel			1.71V ≤ V _{DD} _ ≤ 5.5V			2.0	ns
(Same Direction)	tscshl	1.71V ≤ V _{DD} _	≤ 5.5V			2.0	115

Dynamic Characteristics MAX2244_C/F/N/S/V (continued)

 $(V_{DDA}-V_{GNDA}=1.71V~to~5.5V,~V_{DDB}-V_{GNDB}=1.71V~to~5.5V,~C_{L}=15pF,~T_{A}=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DDA}-V_{GNDA}=3.3V,~V_{DDB}-V_{GNDB}=3.3V,~V_{GNDA}=V_{GNDB},~T_{A}=+25^{\circ}C,~unless~otherwise~noted.)~(Notes~2,~4)$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
		4.5V ≤ V _{DD} _	≤ 5.5V			2.9	
		3.0V ≤ V _{DD} _	$3.0V \le V_{DD} \le 3.6V$			3.4	
	t _{SCOLH}	2.25V ≤ V _{DD} ≤ 2.75V				4.9]
Propagation Delay Skew Channel-to-Channel		1.71V ≤ V _{DD}	_ ≤ 1.89V			10.2	ne
(Opposite Direction)		4.5V ≤ V _{DD} _	≤ 5.5V			3.2	ns
	tagayıı	3.0V ≤ V _{DD} _	≤ 3.6V			3.8	
	tscohl	2.25V ≤ V _{DD}	_ ≤ 2.75V			5.3	
		1.71V ≤ V _{DD}	_ ≤ 1.89V			10.9	
Peak Eye Diagram Jitter	T _{JIT(PK)}	200Mbps			100		ps
Clock Jitter RMS	T _{JCLK(RMS)}	500kHz clock	input, rising/falling edges		7.5		ps
Rise Time (Figure 3)			4.5V ≤ V _{DD} _ ≤ 5.5V			8.0	ns
	t _R	C _L = 5pF	$3.0V \le V_{DD} \le 3.6V$			1.1	
	'R		$2.25V \le V_{DD} \le 2.75V$			1.5	
			1.71V ≤ V _{DD} _ ≤ 1.89V			2.4	
		C _L = 5pF	4.5V ≤ V _{DD} _ ≤ 5.5V			1.0	ns
Fall Time	t⊨		$3.0V \le V_{DD} \le 3.6V$			1.4	
(Figure 3)	4		$2.25V \le V_{DD} \le 2.75V$			1.9	
			1.71V ≤ V _{DD} _ ≤ 1.89V			3.0	
		ENA to	$4.5V \le V_{DD} \le 5.5V$			3.9	
Enable to Data Valid (MAX2244_C/F/S/V only,	4	OUT_, EN_ to	$3.0V \le V_{DD} \le 3.6V$			6.4	ns ns
Figure 4)	t _{EN}	OUT_,	$2.25V \le V_{DD} \le 2.75V$			10.1	
5 ,		C _L = 15pF	1.71V ≤ V _{DD} _ ≤ 1.89V			18.4	
		ENA to	4.5V ≤ V _{DD} _ ≤ 5.5V			6.3	ns
Enable to Tristate (MAX2244_C/F/S/V only,	tro	OUT_, EN_ to OUT_,	$3.0V \le V_{DD} \le 3.6V$			9.0	
Figure 4)	t _{TRI}		2.25V ≤ V _{DD} _ ≤ 2.75V			12.6	
	$C_L = 15pF$	C _L = 15pF	1.71V ≤ V _{DD} _ ≤ 1.89V			19.2	

Dynamic Characteristics MAX2244_B/E/M/R/U

 $(V_{DDA}-V_{GNDA}=1.71V~to~5.5V,~V_{DDB}-V_{GNDB}=1.71V~to~5.5V,~C_{L}=15pF,~T_{A}=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DDA}-V_{GNDA}=3.3V,~V_{DDB}-V_{GNDB}=3.3V,~V_{GNDA}=V_{GNDB},~T_{A}=+25^{\circ}C,~unless~otherwise~noted.)~(Notes~2,~4)$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
Common-Mode Transient Immunity	CMTI	IN_ = GND_ o	IN_ = GND_ or VDD_ (Note 5)		50		kV/µs
Maximum Data Rate	DR _{MAX}						Mbps
Minimum Pulse Width	PW _{MIN}	IN_ to OUT_				40	ns
Glitch Rejection		IN_ to OUT_		10	17	29	ns
			4.5V ≤ V _{DD} ≤ 5.5V	17.4	24.2	32.5	
		IN_ to	3.0V ≤ V _{DD} ≤ 3.6V	17.6	25.0	33.7]
Propagation Delay (Figure 3)		OUT_, C _L = 15pF	2.25V ≤ V _{DD} ≤ 2.75V	18.3	26.4	36.7	
		JE	1.71V ≤ V _{DD} ≤ 1.89V	20.7	30.6	43.5]
			4.5V ≤ V _{DD} ≤ 5.5V	16.9	24.0	33.6	ns
		IN_ to	3.0V ≤ V _{DD} ≤ 3.6V	17.2	24.8	35.1	
	t _{PHL}	OUT_, C _L = 15pF	2.25V ≤ V _{DD} ≤ 2.75V	17.8	26.1	38.2]
		OL 10p.	1.71V ≤ V _{DD} ≤ 1.89V	19.8	30.0	45.8	
Pulse Width Distortion			$4.5V \le V_{DD} \le 5.5V$		0.2	4.0	
	DIAID	 	3.0V ≤ V _{DD} ≤ 3.6V		0.2	4.0	ns
Pulse Width Distortion	PWD	t _{PLH} - t _{PHL}	2.25V ≤ V _{DD} ≤ 2.75V		0.3	4.0	
			1.71V ≤ V _{DD} ≤ 1.89V		0.6	4.0	
		4.5V ≤ V _{DD} :	≤ 5.5V			15.1	
		3.0V ≤ V _{DD} :	≤ 3.6V			15.0]
	tsplh	2.25V ≤ V _{DD}	2.25V ≤ V _{DD} _ ≤ 2.75V			15.4	
Propagation Delay Skew		1.71V ≤ V _{DD} _ ≤ 1.89V				20.5	<u> </u>
Part-to-Part (Same Channel)		4.5V ≤ V _{DD} :	4.5V ≤ V _{DD} ≤ 5.5V			13.9	ns
		3.0V ≤ V _{DD} :	≤ 3.6V			14.2	1
	tsphl	2.25V ≤ V _{DD} ≤ 2.75V				16.0	
		1.71V ≤ V _{DD} ≤ 1.89V				21.8	
Propagation Delay Skew Channel-to-Channel	tscslh	1.71V ≤ V _{DD}	≤ 5.5V			2.0	no
(Same Direction)	tscshl	1.71V ≤ V _{DD} _	≤ 5.5V			2.0	ns
		4.5V ≤ V _{DD}	≤ 5.5V			13.9	
	4	3.0V ≤ V _{DD}	≤ 3.6V			13.7	
	tscolh	2.25V ≤ V _{DD} ≤ 2.75V				14.2	
Propagation Delay Skew		1.71V ≤ V _{DD} ≤ 1.89V				19.4	
Channel-to-Channel (Opposite Direction)		4.5V ≤ V _{DD} _	4.5V ≤ V _{DD} ≤ 5.5V			13.0	ns
		3.0V ≤ V _{DD}	3.0V ≤ V _{DD} ≤ 3.6V			12.9	
	tscon —	2.25V ≤ V _{DD}	2.25V ≤ V _{DD} ≤ 2.75V			14.4]
			1.71V ≤ V _{DD} ≤ 1.89V			20.1	

Dynamic Characteristics MAX2244_B/E/M/R/U (continued)

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Notes } 2, 4)$

PARAMETER	SYMBOL	C	CONDITIONS	MIN	TYP	MAX	UNITS
Peak Eye Diagram Jitter	T _{JIT(PK)}	25Mbps			250		ps
			4.5V ≤ V _{DD} _ ≤ 5.5V			0.8	
Rise Time (Figure 3)		0 5 5	3.0V ≤ V _{DD} _ ≤ 3.6V			1.1	
	t _R	$C_L = 5pF$	2.25V ≤ V _{DD} ≤ 2.75V			1.5	ns
			1.71V ≤ V _{DD} _ ≤ 1.89V			2.4	
Fall Time (Figure 3)			4.5V ≤ V _{DD} _ ≤ 5.5V			1.0	
	t _F	C _L = 5pF	3.0V ≤ V _{DD} _≤ 3.6V			1.4	ns
			2.25V ≤ V _{DD} ≤ 2.75V			1.9	
			1.71V ≤ V _{DD} ≤ 1.89V			3.0	
		ENA to	4.5V ≤ V _{DD} _ ≤ 5.5V			3.9	ns
Enable to Data Valid		OUT_,	3.0V ≤ V _{DD} _ ≤ 3.6V			6.4	
(MAX2244_B/E/R/U only, Figure 4)	t _{EN}	EN_ to OUT_,	2.25V ≤ V _{DD} ≤ 2.75V			10.1	
r igais ty		C _L = 15pF	1.71V ≤ V _{DD} _ ≤ 1.89V			18.4	
		ENA to	4.5V ≤ V _{DD} _ ≤ 5.5V			6.3	ns
Enable to Tristate (MAX2244_B/E/R/U only, Figure 4)	+	OUT_, EN_ to OUT_,	$3.0V \le V_{DD} \le 3.6V$			9.0	
	t _{TRI}		$2.25V \le V_{DD} \le 2.75V$			12.6	
		C _L = 15pF	1.71V ≤ V _{DD} _ ≤ 1.89V			19.2	

- **Note 1:** All devices are 100% production tested at T_A = +125°C. Specifications over temperature are guaranteed by design and characterization.
- Note 2: Not production tested. Guaranteed by design and characterization.
- **Note 3:** All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their respective ground (GNDA or GNDB), unless otherwise noted.
- **Note 4:** All measurements taken with $V_{DDA} = V_{DDB}$, unless otherwise noted.
- Note 5: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB (V_{CM} = 1000V).

ESD Protection

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ESD		Human Body Model, All Pins		±4		kV

Table 1. Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS	
Partial Discharge Test Voltage	V _{PR}	Method B1 = V _{IORM} x 1.875 (t = 1s, partial discharge < 5pC)	3977	V _P	
Maximum Repetitive Peak Isolation Voltage	V _{IORM}	(Note 6)	2121	V _P	
Maximum Working Isolation Voltage	V _{IOWM}	Continuous RMS voltage (Note 6)	1500	V _{RMS}	
Maximum Transient Isolation Voltage	V _{IOTM}	t = 1s (Note 6)	8000	V _P	
Maximum Withstand Isolation Voltage	V _{ISO}	f _{SW} = 60Hz, duration = 60s (Notes 6, 7)	5000	V _{RMS}	
Maximum Surge Isolation Voltage	V _{IOSM}	Reinforced Insulation, test method per IEC 60065, V _{TEST} = 1.6 × V _{IOSM} = 12800V _{PEAK} (Notes 6, 9)	8000	V _P	
		V _{IO} = 500V, T _A = 25°C	>1012		
Insulation Resistance	R _{IO}	$V_{1O} = 500V, 100^{\circ}C \le T_{A} \le 125^{\circ}C$	>10 ¹¹	Ω	
		V _{IO} = 500V at T _S = 150°C	>109		
Barrier Capacitance Side A to Side B	CIO	f _{SW} = 1MHz (Note 8)	1.5	pF	
Minimum Creepage Distance	CPG		8	mm	
Minimum Clearance Distance	CLR		8	mm	
Internal Clearance		Distance through insulation	0.021	mm	
Comparative Tracking Index	СТІ	Material Group II (IEC 60112)	>400		
Climate Category			40/125/21		
Pollution Degree (DIN VDE 0110, Table 1)			2		

Note 6: V_{ISO} , V_{IOTM} , V_{IOSM} , V_{IOWM} , and V_{IORM} are defined by the IEC 60747-5-5 standard.

Note 7: Product is qualified at V_{ISO} for 60s and 100% production tested at 120% of V_{ISO} for 1s.

Note 8: Capacitance is measured with all pins on field-side and logic-side tied together.

Note 9: Devices are submerged in oil during surge characterization.

Safety Regulatory Approvals

UL

The MAX22444–MAX22446 are certified under UL1577. For more details, refer to File E351759.

Rated up to 5000V_{RMS} isolation voltage for single protection.

cUL (Equivalent to CSA notice 5A)

 $The \ MAX22444-MAX22446 \ are \ certified \ up \ to \ 5000V_{RMS} \ for \ single \ protection. \ For \ more \ details, \ refer \ to \ File \ E351759.$

VDF

The MAX22444–MAX22446 are certified to DIN VDE V 0884-11: 2017-1. For details, see file reference 5015017-4880-0002/265080/TL7/SCT; Certificate Number 40049143. Reinforced Insulation, Maximum Transient Isolation Voltage $8000V_{PK}$, Maximum Repetitive Peak Isolation Voltage $2121V_{PK}$

These couplers are suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

Safety Limits

Damage to the IC can result in a low-resistance path to ground or to the supply and, without current limiting, the MAX22444-MAX22446 could dissipate excessive amounts of power. Excessive power dissipation can damage the die and result in damage to the isolation barrier, potentially causing downstream issues. Table 2 shows the safety limits for the MAX22444-MAX22446.

The maximum safety temperature (T_S) for the device is the 150°C maximum junction temperature specified in the Absolute Maximum Ratings. The power dissipation (P_D) and junction-to-ambient thermal impedance (θ_{JA}) deter-

mine the junction temperature. Thermal impedance values (θ_{JA} and θ_{JC}) are available in the Package Thermal Characteristics section of the datasheet and power dissipation calculations are discussed in the Calculating Power Dissipation section. Calculate the junction temperature (T_J) as:

$$T_J = T_A + (P_D \times \theta_{JA})$$

<u>Figure 1</u> and <u>Figure 2</u> show the thermal derating curve for safety limiting the power and the current of the device. Ensure that the junction temperature does not exceed 150°C.




Figure 1. Thermal Derating Curve for Safety Power Limiting




Figure 2. Thermal Derating Curve for Safety Current Limiting

Table 2. Safety Limiting Values for the MAX22444-MAX22446

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNIT
Safety Current on Any Pin (No Damage to Isolation Barrier)	IS	T _J = 150°C, T _A = 25°C	300	mA
Total Safety Power Dissipation	PS	T _J = 150°C, T _A = 25°C	1760	mW
Maximum Safety Temperature	T _S		150	°C

Test Circuits and Timing Diagrams




Figure 3. Test Circuit (A) and Timing Diagram (B)





Figure 4. Enable to Output Timing (t_{EN}, t_{TRI})


Typical Operating Characteristics


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25$ °C, unless otherwise noted.)


SIDE A SUPPLY CURRENT vs. DATA RATE DRIVING ONE CHANNEL ON SIDE A OTHER CHANNELS ARE IN DEFAULT STATE MAX22444B/E/M 0.9 0.8 SUPPLY CURRENT (mA) 0.7 0.6 VDDA = 2.5V 0.5 VDDA = 3.3V VDDA = 5.0V 0.4 10 15 20 DATA RATE (Mbps)




















Typical Operating Characteristics (continued)


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25$ °C, unless otherwise noted.)


SIDE B SUPPLY CURRENT vs. DATA RATE 12 DRIVING ONE CHANNEL ON SIDE A OTHER CHANNELS ARE IN DEFAULT STATE $C_1 = 0pF, MAX22444C/F/N$ 10 VDDB = 1.8V -VDDB = 2.5V SUPPLY CURRENT (mA) VDDB = 3.3V VDDB = 5.0V 0 25 50 75 100 125 150 175 200 DATA RATE (Mbps)





















Typical Operating Characteristics (continued)


(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25°C, unless otherwise noted.)























Typical Operating Characteristics (continued)

(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25°C, unless otherwise noted.)










Pin Configurations



MAX22444-MAX22446

Reinforced, Fast, Low-Power, Four-Channel Digital Isolators


Pin Description

	PIN								
NAME	MAX22444 B/C/E/F	MAX22444 M/N	MAX22445 B/C/E/F	MAX22445 R/S/U/V	MAX22445 M/N	MAX22446 B/C/E/F	MAX22446 M/N		
V _{DDA}	1	1	1	1	1	1	1		
GNDA	2, 8	2, 8	2, 8	2, 8	2, 8	2, 8	2, 8		
IN1	3	3	3	3	3	3	3		
IN2	4	4	4	4	4	4	4		
IN3	5	5	5	5	5	12	12		
IN4	6	6	11	11	11	11	11		
I.C.	7	_	_	_	_	_	_		
DEFA	_	7	_	_	7	_	7		
ENA	_	_	7	_	_	7	_		
ENA	_	_	_	7	_	_	_		
GNDB	9, 15	9, 15	9, 15	9, 15	9, 15	9, 15	9, 15		
ENB	10	_	10	10	_	10	_		
DEFB	_	10	_	_	10	_	10		
OUT4	11	11	6	6	6	6	6		
OUT3	12	12	12	12	12	5	5		
OUT2	13	13	13	13	13	13	13		
OUT1	14	14	14	14	14	14	14		
V _{DDB}	16	16	16	16	16	16	16		


Pin Description (continued)

FUNCTION
Power Supply Input for Side A. Bypass V_{DDA} to GNDA with a $0.1\mu\text{F}$ ceramic capacitor as close as possible to the pin.
Ground Reference for Side A.
Power Supply Input for Side B. Bypass $V_{\mbox{DDB}}$ to GNDB with a 0.1 $\mu \mbox{F}$ ceramic capacitor as close as possible to the pin.
Ground Reference for Side B.
Logic Input 1 on Side A. Corresponds to Logic Output 1 on Side B.
Logic Input 2 on Side A. Corresponds to Logic Output 2 on Side B.
Logic Input 3 on Side A/B. Corresponds to Logic Output 3 on Side B/A.
Logic Input 4 on Side A/B. Corresponds to Logic Output 4 on Side B/A.
Logic Output 1 on Side B. OUT1 is the logic output for the IN1 input on Side A.
Logic Output 2 on Side B. OUT2 is the logic output for the IN2 input on Side A.
Logic Output 3 on Side B/A. OUT3 is the logic output for the IN3 input on Side A/B.
Logic Output 4 on Side B/A. OUT4 is the logic output for the IN4 input on Side A/B.
Active-High Enable for Side A. ENA has an internal 5μA pull-up to V _{DDA} .
Active-Low Enable for Side A. ENA has an internal 5μA pull-down to GNDA.
Active-High Enable for Side B. ENB has an internal 5μA pull-up to V _{DDB} .
Default Control Input for Side A. Connect DEFA to V_{DDA} to set side A outputs to a default-high state and to enable the pullup current on side A inputs. Connect DEFA to GNDA to set side A outputs to a default-low state and enable the pulldown current on side A inputs. DEFA must be tied to the same state (high or low) as DEFB.
Default Control Input for Side B. Connect DEFB to V _{DDB} to set side B outputs to a default-high state and to enable the pullup current on side B inputs. Connect DEFB to GNDB to set side B outputs to a default-low state and enable the pulldown current on side B inputs. DEFB must be tied to the same state (high or low) as DEFA.
TED
Internally Connected. Leave unconnected or connect to GNDA or V _{DDA} .

Functional Diagrams



Functional Diagrams (continued)



Detailed Description

The MAX22444–MAX22446 are a family of 4-channel reinforced digital isolators. The MAX22444–MAX22446 have an isolation rating of 5kV_{RMS}. The MAX22444-MAX22446 family offers all possible unidirectional channel configurations to accommodate any 4-channel design, including SPI, RS-232, RS-485, and digital I/O applications. For applications requiring bidirectional channels, such as I²C, see the MAX14933 and MAX14937.

The MAX22444 features four channels transferring digital signals in one direction for applications such as isolated digital I/O. The MAX22445 has three channels transmitting data in one direction and one channel transmitting in the opposite direction, making them ideal for applications such as isolated SPI and RS-485 communication. The MAX22446 provides further design flexibility with two channels in each direction for isolated RS-232 or other applications.

Devices are available in a 16-pin wide-body SOIC package and are rated for up to 5kV_{RMS}. This family of digital isolators offers low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Maxim's proprietary process technology. The devices isolate different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry.

Devices are available with a maximum data rate of either 25Mbps (B/E/M/R/U versions) or 200Mbps (C/F/N/S/V versions). The MAX2244_B/C/R/S feature default-high outputs. The MAX2244_E/F/U/V feature default-low outputs. The MAX2244_M/N feature user-selectable default-high or default-low outputs. The default is the state the output assumes when the input is not powered or if the input is open-circuit. The devices have two supply inputs (VDDA and VDDB) that independently set the logic levels on either side of the device. $V_{\rm DDA}$ and $V_{\rm DDB}$ are referenced to GNDA and GNDB, respectively. The MAX22444-MAX22446 also

feature a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

Digital Isolation

The MAX22444-MAX22446 provide reinforced galvanic isolation for digital signals that are transmitted between two ground domains. The devices withstand differences of up to 5kV_{RMS} for up to 60 seconds, and up to 2121V_{PEAK} of continuous isolation.

Level-Shifting

The wide supply voltage range of both V_{DDA} and V_{DDB} allows the MAX22444-MAX22446 to be used for level translation in addition to isolation. V_{DDA} and V_{DDB} can be independently set to any voltage from 1.71V to 5.5V. The supply voltage sets the logic level on the corresponding side of the isolator.

Unidirectional Channels

Each channel of the MAX22444-MAX22446 is unidirectional; it only passes data in one direction, as indicated in the functional diagram. Each device features four unidirectional channels that operate independently with guaranteed data rates from DC up to 25Mbps (B/E/M/R/U versions), or from DC to 200Mbps (C/F/N/S/V versions). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

Startup and Undervoltage-Lockout

The V_{DDA} and V_{DDB} supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage condition is detected on either supply while the outputs are enabled, all outputs go to their default states regardless of the state of the inputs (Table 3, Table 4, Table 5). Figure 5 through Figure 8 show the behavior of the outputs during power-up and power-down.

Table 3. MAX2244_B/C/E/F Output Behavior During Undervoltage Conditions

V _{IN} _	V _{DDA}	V _{DDB}	ENA	ENB	V _{OUTA}	V _{OUTB}
1		Powered	1	1	High	High
'	Powered		0	0	Hi-Z	Hi-Z
0	Deverad	Powered	1	1	Low	Low
U	0 Powered		0	0	Hi-Z	Hi-Z
V	X Undervoltage	Powered	1	1	Default	Default
^			0	0	Hi-Z	Hi-Z
V		11-116	1	1	Default	Default
X	Powered	Undervoltage	0	0	Hi-Z	Hi-Z

www.analog.com Analog Devices | 22

Table 4. MAX22445R/S/U/V Output Behavior During Undervoltage Conditions

V _{IN} _	V _{DDA}	V _{DDB}	ENA	ENB	V _{OUTA}	V _{OUTB}
4	4 5	Daywarad	0	1	High	High
ı	Powered	Powered	1	0	Hi-Z	Hi-Z
0	0 Powered	Powered	0	1	Low	Low
U			1	0	Hi-Z	Hi-Z
	X Undervoltage	Powered	0	1	Default	Default
Χ			1	0	Hi-Z	Hi-Z
		Undervoltage	0	1	Default	Default
X Powered	Powered		1	0	Hi-Z	Hi-Z

Table 5. MAX2244_M/N Output Behavior During Undervoltage Conditions

V _{IN} _	V _{DDA}	V _{DDB}	DEFA = DEFB	V _{OUTA}	V _{OUTB}
4	Powered	Dawarad	1	High	High
'	Powered	Powered	0	High	High
0	Powered	Powered	1	Low	Low
U	0 Powered		0	Low	Low
X	Undervoltege	Doworod	1	Default (High)	Default (High)
^	Undervoltage	Powered	0	Default (Low)	Default (Low)
X	Y		1	Default (High)	Default (High)
^	Powered	Undervoltage	0	Default (Low)	Default (Low)




Figure 5. Undervoltage Lockout Behavior (MAX2244_ High)




Figure 6. Undervoltage Lockout Behavior (MAX2244_ High)

www.analog.com Analog Devices | 23




Figure 7. Undervoltage Lockout Behavior (MAX2244_ Low)

Selectable Output Default (DEFA, DEFB) (MAX2244_M/N Only)

The default is the state the output assumes when the input is not powered or if the input is open circuit. The MAX2244_M/N feature user-selectable default-high or default-low outputs. Set both DEFA and DEFB high to set all channels to default-high, or set both DEFA and DEFB low to set all channels to default-low.

Ensure the logic state (high or low) of DEFA is the same as that for DEFB. Do not toggle DEFA or DEFB during normal operation.

Applications Information

Power-Supply Sequencing

The MAX22444-MAX22446 do not require special power supply sequencing. The logic levels are set independently on either side by V_{DDA} and V_{DDB} . Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V_{DDA} and V_{DDB} with 0.1µF low-ESR ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power supply input pins as possible.

Layout Considerations

The PCB designer should follow some critical recommendations in order to get the best performance from the design.




Figure 8. Undervoltage Lockout Behavior (MAX2244 Low)

- Keep the input/output traces as short as possible. To keep signal paths low-inductance, avoid using vias.
- Have a solid ground plane underneath the highspeed signal layer.
- Keep the area underneath the MAX22444-MAX22446 free from ground and signal planes. Any galvanic or metallic connection between the Side A and Side B defeats the isolation.

Calculating Power Dissipation

The required current for a given supply (V_{DDA} or V_{DDB}) can be estimated by summing the current required for each channel. The supply current for a channel depends on whether the channel is an input or an output, the channel's data rate, and the capacitive or resistive load if it is an output. The typical current for an input or output at any data rate can be estimated from the graphs in Figure 9 and Figure 10. Please note that the data in Figure 9 and Figure 10 are extrapolated from the supply current measurements in a typical operating condition.

The total current for a single channel is the sum of the "no load" current (shown in Figure 9 and Figure 10) which is a function of Voltage and Data Rate, and the "load current," which depends on the type of load. Current into a capacitive load is a function of the load capacitance, the switching frequency, and the supply voltage.

$$I_{CL} = C_L \times f_{SW} \times V_{DD}$$

where

 I_{CL} is the current required to drive the capacitive load. C_L is the load capacitance on the isolator's output pin.

MAX22444-MAX22446

Reinforced, Fast, Low-Power, Four-Channel Digital Isolators

f_{SW} is the switching frequency (bits per second / 2).

V_{DD} is the supply voltage on the output side of the isolator.

Current into a resistive load depends on the load resistance, the supply voltage and the average duty cycle of the data waveform. The DC load current can be conservatively estimated by assuming the output is always high.

$$I_{RL} = V_{DD} \div R_{L}$$

where

IRI is the current required to drive the resistive load.

 V_{DD} is the supply voltage on the output side of the isolator. R_{I} is the load resistance on the isolator's output pin.

Example (shown in Figure 11): A MAX22445 is operating with V_{DDA} = 2.5V, V_{DDB} = 3.3V, channel 1 operating at 20Mbps with a 10pF capacitive load, channel 2 held high with a 10kΩ resistive load, and channel 4 operating at 100Mbps with a 15pF capacitive load. Channel 3 is not in use and the resistive load is negligible since the isolator is driving a CMOS input. Refer to Table 6 and Table 7 for V_{DDA} and V_{DDB} supply current calculation worksheets.

VDDA must supply:

- Channel 1 is an input channel operating at 2.5V and 20Mbps, consuming 0.33mA, estimated from Figure 9.
- Channel 2 and 3 are input channels operating at 2.5V with DC signal, consuming 0.14mA, estimated from Figure 9.

- Channel 4 is an output channel operating at 2.5V and 100Mbps, consuming 0.77mA, estimated from Figure 10.
- I_{CL} on channel 4 for 15pF capacitor at 2.5V and 100Mbps is 1.875mA.

Total current for side A = $0.33 + 0.14 \times 2 + 0.77 + 1.875 = 3.255$ mA, typical

V_{DDB} must supply:

- Channel 1 is an output channel operating at 3.3V and 20Mbps, consuming 0.40mA, estimated from Figure 10.
- Channel 2 and 3 are output channels operating at 3.3V with DC signal, consuming 0.27mA, estimated from Figure 10.
- Channel 4 is an input channel operating at 3.3V and 100Mbps, consuming 1.11mA, estimated from Figure 9.
- I_{CL} on channel 1 for 10pF capacitor at 3.3V and 20Mbps is 0.33mA.
- I_{RL} on channel 2 for 10kΩ resistor held at 3.3V is 0.33mA.

Total current for side B = $0.40 + 0.27 \times 2 + 1.11 + 0.33 + 0.33 = 2.71$ mA, typical

Table 6. Side A Supply Current Calculation Worksheet

SIDE A		V _{DDA} = 2.5V								
Channel	IN/ OUT	Data Rate (Mbps)	Load Type	Load	"No Load" Current (mA)	Load Current (mA)				
1	IN	20			0.33					
2	IN	0			0.14					
3	IN	0			0.14					
4	OUT	100	Capacitive	15pF	0.77	2.5V x 50MHz x 15pF = 1.875mA				
	Total: 3.26mA									

Table 7. Side B Supply Current Calculation Worksheet

SIDE B		V _{DDB} = 3.3V								
Channel	IN/ OUT	Data Rate (Mbps)	Load Type	Load	"No Load" Current (mA)	Load Current (mA)				
1	OUT	20	Capacitive	10pF	0.40	3.3V x 10MHz x 10pF = 0.33mA				
2	OUT	0	Resistive	10kΩ	0.27	$3.3V / 10k\Omega = 0.33mA$				
3	OUT	0			0.27					
4	IN	100			1.11					
	Total: 2.71mA									

www.analog.com Analog Devices | 25




Figure 9. Supply Current Per Input Channel (Estimated)




Figure 10. Supply Current Per Output Channel (Estimated)






Figure 11. Example Circuit for Supply Current Calculation


Typical Application Circuits




Typical Application Circuits (continued)



Typical Application Circuits (continued)



Product Selector Guide



	ACTIVE-I	HIGH EN_	ACTIVE-LOW ENA		
DEVICE CONFIGURATION	MAX DA	TA RATE	MAX DATA RATE		
	25Mbps	200Mbps	25Mbps	200Mbps	
DEFAULT-HIGH OUTPUT	В	С	R	S	
DEFAULT-LOW OUTPUT	E	F	U	V	
SELECTABLE DEFAULT OUTPUT STATE	М	N	_	_	

Ordering Information

PART	CHANNEL CONFIGU- RATION	DATA RATE (Mbps)	DEFAULT OUTPUT	ENA POLARITY	ISOLATION VOLTAGE (kV _{RMS})	TEMP RANGE (°C)	PIN-PACKAGE
MAX22444BAWE+*	4/0	25	Default High	Active-High	5	-40 to +125	16 Wide SOIC
MAX22444CAWE+	4/0	200	Default High	Active-High	5	-40 to +125	16 Wide SOIC
MAX22444EAWE+*	4/0	25	Default Low	Active-High	5	-40 to +125	16 Wide SOIC
MAX22444FAWE+	4/0	200	Default Low	Active-High	5	-40 to +125	16 Wide SOIC
MAX22444MAWE+*	4/0	25	Selectable	_	5	-40 to +125	16 Wide SOIC
MAX22444NAWE+*	4/0	200	Selectable	_	5	-40 to +125	16 Wide SOIC
MAX22445BAWE+*	3/1	25	Default High	Active-High	5	-40 to +125	16 Wide SOIC
MAX22445CAWE+*	3/1	200	Default High	Active-High	5	-40 to +125	16 Wide SOIC
MAX22445EAWE+	3/1	25	Default Low	Active-High	5	-40 to +125	16 Wide SOIC
MAX22445FAWE+	3/1	200	Default Low	Active-High	5	-40 to +125	16 Wide SOIC
MAX22445MAWE+*	3/1	25	Selectable	_	5	-40 to +125	16 Wide SOIC
MAX22445NAWE+*	3/1	200	Selectable	_	5	-40 to +125	16 Wide SOIC
MAX22445RAWE+	3/1	25	Default High	Active-Low	5	-40 to +125	16 Wide SOIC
MAX22445SAWE+*	3/1	200	Default High	Active-Low	5	-40 to +125	16 Wide SOIC
MAX22445UAWE+*	3/1	25	Default Low	Active-Low	5	-40 to +125	16 Wide SOIC
MAX22445VAWE+*	3/1	200	Default Low	Active-Low	5	-40 to +125	16 Wide SOIC
MAX22446BAWE+*	2/2	25	Default High	Active-High	5	-40 to +125	16 Wide SOIC
MAX22446CAWE+	2/2	200	Default High	Active-High	5	-40 to +125	16 Wide SOIC
MAX22446EAWE+	2/2	25	Default Low	Active-High	5	-40 to +125	16 Wide SOIC
MAX22446FAWE+*	2/2	200	Default Low	Active-High	5	-40 to +125	16 Wide SOIC
MAX22446MAWE+*	2/2	25	Selectable	_	5	-40 to +125	16 Wide SOIC
MAX22446NAWE+*	2/2	200	Selectable	_	5	-40 to +125	16 Wide SOIC

^{*}Future Product—Contact Maxim for availability.

Chip Information

PROCESS: BICMOS

www.analog.com Analog Devices | 30

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

MAX22444-MAX22446

Reinforced, Fast, Low-Power, Four-Channel Digital Isolators

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/18	Initial release	_
1	10/18	Removed Future Product designation from MAX22446CAWE+	30
2	1/19	Updated Safety Regulatory Approvals section and added a Safety Regulatory Approvals table	1, 10
3	3/19	Updated General Description and Table 1	1, 10
4	9/19	Updated Safety Regulatory Approvals section and added a Safety Regulatory Approvals table; Corrected typo in Revision History table	1, 10, 31
5	10/19	Updated the <i>General Description</i> section and the <i>Safety Regulatory Approvals</i> table	1, 10
6	1/20	Removed future product designation from MAX2245EAWE+	30
7	3/20	Removed future product designation from MAX22445RAWE+	30
8	1/21	Updated the Benefits and Features, Electrical Characteristics and Typical Operating Circuits section, and removed future product designation from MAX22444CAWE+ and MAX22446EAWE+ in the Ordering Information	1, 10, 27–30
9	9/21	Updated <i>General Description</i> , <i>Safety Regulatory Approvals</i> , Table 2, Figures 9 and 10, and Ordering Information table	1, 10, 11, 26, 30

