# AD5207—SPECIFICATIONS

# ELECTRICAL CHARACTERISTICS 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ VERSION ( $v_{DD}=5$ V, $v_{SS}=0$ , $v_A=5$ V, $v_B=0$ , $-40^{\circ}C < T_A < +125^{\circ}C$ unless otherwise noted.)

Parameter	Symbol	Conditions	Min	$\mathbf{Typ}^1$	Max	Unit
DC CHARACTERISTICS RHEOSTAT MODE						
Specifications Apply to All VRs	D DNI	D V - NC	,		. 1	I CD
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $V_A = NC$	-1		+1	LSB
Resistor Nonlinearity <sup>2</sup>	R-INL	$R_{WB}, V_A = NC$	-1.5		+1.5	LSB
Nominal Resistor Tolerance <sup>3</sup>	ΔR	$V_{AB} = V_{DD}$ , Wiper = No Connect	-30	500	+30	%
Resistance Temperature Coefficient	$R_{AB}/\Delta T$			500 50	100	ppm/°C
Wiper Resistance Nominal Resistance Match	$R_{W}$ $\Delta R/R_{O}$	$I_W = 1 \text{ V/R}, V_{DD} = 5 \text{ V}$ Ch 1 to 2, $V_{AB} = V_{DD}, T_A = 25^{\circ}\text{C}$		50 0.2	100 1	Ω %
		Chi i to 25 vas – v <sub>DD</sub> , i a – 25 C		0.2	-	70
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE						
Specifications Apply to All VRs						
Resolution	N		8			Bits
Integral Nonlinearity <sup>4</sup>	INL		-1.5		+1.5	LSB
Differential Nonlinearity <sup>4</sup>	DNL	$V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}$	-1.5  -1		+1.5	LSB
Voltage Divider Temperature	$\Delta V_{W}/\Delta T$	Code = 80 <sub>H</sub>	-1	15	' 1	ppm/°C
Coefficient	Δνω/Δ1	Couc - SoH		13		ppin/ C
Full-Scale Error	V <sub>WFSE</sub>	Code = FF <sub>H</sub>	-1.5			LSB
Zero-Scale Error	VWFSE VWZSE	Code = 11 H $Code = 00H$	-1.5		+1.5	LSB
RESISTOR TERMINALS	· wzse	334			- 1,5	202
Voltage Range <sup>5</sup>	37	W   +   W   < 5.5 W	17		<b>3</b> 7	v
Capacitance <sup>6</sup> A <sub>X</sub> , B <sub>X</sub>	V <sub>A, B, W</sub>	$ V_{DD}  +  V_{SS}  \le 5.5 \text{ V}$	$V_{SS}$	15	$V_{\mathrm{DD}}$	1
Capacitance $A_X$ , $B_X$ Capacitance $W_X$	$C_{A,B}$	$f = 1$ MHz, Measured to GND, Code = $80_H$ $f = 1$ MHz, Measured to GND, Code = $80_H$		45 70		pF
Shutdown Current <sup>7</sup>	C <sub>W</sub>	$V_A = V_{DD}$ , $V_B = 0$ V, $\overline{SHDN} = 0$		70	5	pF
Shutdown Wiper Resistance	I <sub>A_SD</sub>	$V_A = V_{DD}, V_B = 0 \text{ V}, \overline{SHDN} = 0$ $V_A = V_{DD}, V_B = 0 \text{ V}, \overline{SHDN} = 0, V_{DD} = 5 \text{ V}$			200	μA Ω
Common-Mode Leakage	$egin{array}{c} R_{W\_SD} \ I_{CM} \end{array}$	$V_A = V_{DD}$ , $V_B = 0$ V, SIDN = 0, $V_{DD} = 3$ V $V_A = V_B = V_{DD}/2$		1	200	nA
DIGITAL INPUTS AND OUTPUTS	-CM	'A 'B 'DD'-				
Input Logic High	V <sub>IH</sub>	$V_{\rm DD} = 5 \text{ V}, V_{\rm SS} = 0 \text{ V}$	2.4			V
Input Logic Fight Input Logic Low	$V_{\rm IL}$	$V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}$ $V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}$	2.4		0.8	V
Input Logic High	V <sub>IL</sub> V <sub>IH</sub>	$V_{DD} = 3 \text{ V}, V_{SS} = 0 \text{ V}$ $V_{DD} = 3 \text{ V}, V_{SS} = 0 \text{ V}$	2.1		0.6	V
Input Logic Tright Input Logic Low	V <sub>IL</sub>	$V_{DD} = 3 \text{ V}, \text{ V}_{SS} = 0 \text{ V}$ $V_{DD} = 3 \text{ V}, \text{ V}_{SS} = 0 \text{ V}$	2.1		0.6	V
Output Logic High	V <sub>IL</sub> V <sub>OH</sub>	$R_{L} = 1 \text{ k}\Omega \text{ to } V_{DD}$	$V_{DD} - 0$ .	1	0.0	V
Output Logic Tright Output Logic Low	V <sub>OL</sub>	$I_{OL} = 1.6 \text{ mA}, V_{DD} = 5 \text{ V}$	\ \frac{1}{2} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1	0.4	V
Input Current	I <sub>IL</sub>	$V_{\rm IN} = 0 \text{ V or 5 V}$			±10	μA
Input Capacitance <sup>6</sup>	C <sub>IL</sub>	VIN = 0 V 01 3 V		10	±10	pF
POWER SUPPLIES	-IL					F-
Power Single-Supply Range	V <sub>DD RANGE</sub>	$V_{SS} = 0 V$	2.7		5.5	V
Power Dual-Supply Range	V <sub>DD/SS RANGE</sub>	133 0 1	±2.2		±2.7	v
Positive Supply Current	I <sub>DD</sub>	$V_{IH} = V_{DD}$ or $V_{IL} = GND$ , $V_{SS} = 0$ V			40	μA
Negative Supply Current	I <sub>SS</sub>	$V_{IH} = V_{DD}$ or $V_{IL} = GND V_{SS} = -2.5 \text{ V}$			40	μA
Power Dissipation <sup>8</sup>	P <sub>DISS</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V, } V_{DD} = 5 \text{ V}$			0.2	mW
Power Supply Sensitivity, V <sub>DD</sub>	PSS	$\Delta V_{DD} = 5 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}, \text{ Code} = 80_{H}$			0.01	%/%
Power Supply Sensitivity, V <sub>SS</sub>	PSS	$\Delta V_{SS} = -2.5 \text{ V} \pm 10\%, V_{DD} = 2.5 \text{ V}, \text{ Code} = 80_{H}$			0.03	%/%
DYNAMIC CHARACTERISTICS <sup>6, 9</sup>		22				
Bandwidth –3 dB	BW_10 kΩ	$R_{AB} = 10 \text{ k}\Omega$		600		kHz
Bandwidth –3 dB	BW_50 kΩ	$R_{AB} = 10 \text{ k}\Omega$ $R_{AB} = 50 \text{ k}\Omega$		125		kHz
Bandwidth –3 dB	BW_100 kΩ	$R_{AB} = 30 \text{ k}\Omega$ $R_{AB} = 100 \text{ k}\Omega$		71		kHz
Total Harmonic Distortion	THD <sub>w</sub>	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}, R_{AB} = 10 \text{ k}\Omega$		0.003		%
V <sub>W</sub> Settling Time	. "	$R_{AB} = 10 \text{ k}\Omega/50 \text{ k}\Omega/100 \text{ k}\Omega, \pm 1 \text{ LSB Error Band}$		2/9/18		
Resistor Noise Voltage	t <sub>S</sub>	$R_{\text{AB}} = 10 \text{ KHz}/30 \text{ KHz}/100 \text{ KHz}, \pm 1 \text{ LSB Effor Baild}$ $R_{\text{WB}} = 5 \text{ k}\Omega, \text{ f} = 1 \text{ kHz}, \text{ RS} = 0$		9	1	$\mu s$ $nV\sqrt{Hz}$
resistor roise voltage	$e_{N_{-}WB}$	1WB - 3 M22, 1 - 1 M112, M3 - 0	1	,		11 4 4117

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
INTERFACE TIMING						
CHARACTERISTICS						
Applies to All Parts <sup>6, 11</sup>						
Input Clock Pulsewidth	t <sub>CH</sub> , t <sub>CL</sub>	Clock Level High or Low	10			ns
Data Setup Time	t <sub>DS</sub>		5			ns
Data Hold Time	t <sub>DH</sub>		5			ns
CLK to SDO Propagation Delay <sup>12</sup>	t <sub>PD</sub>	$R_L = 1 \text{ k}\Omega \text{ to 5 V}, C_L < 20 \text{ pF}$	1		25	ns
CS Setup Time	t <sub>CSS</sub>		10			ns
CS High Pulsewidth	t <sub>CSW</sub>		10			ns
CLK Fall to CS Fall Hold Time	t <sub>CSH0</sub>		0			ns
CLK Fall to CS Rise Hold Time	t <sub>CSH1</sub>		0			ns
CS Rise to Clock Rise Setup	t <sub>CS1</sub>		10			ns

#### NOTES

The AD5207 contains 474 transistors. Die Size: 67 mil  $\times$  69 mil, 4623 sq. mil. Specifications subject to change without notice.




Figure 1a. Timing Diagram




Figure 1b. Detail Timing Diagram

 $<sup>^1</sup>$  Typicals represent average readings at 25  $^{\circ}C$  and  $V_{DD}$  = 5 V,  $V_{SS}$  = 0 V.

<sup>&</sup>lt;sup>2</sup> Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.  $I_W = V_{DD}/R$  for both  $V_{DD} = 5 V$ ,  $V_{SS} = 0 V$ .

 $<sup>{}^{3}</sup>V_{AB} = V_{DD}$ , Wiper  $(V_{W}) = No$  connect.

 $<sup>^4</sup>$  INL and DNL are measured at  $V_W$  with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter.  $V_A = V_{DD}$  and  $V_B = 0$  V. DNL specification limits of  $\pm 1$  LSB maximum are Guaranteed Monotonic operating conditions.

<sup>&</sup>lt;sup>5</sup>Resistor Terminals A, B, W have no limitations on polarity with respect to each other.

<sup>&</sup>lt;sup>6</sup> Guaranteed by design and not subject to production test.

 $<sup>^7\,\</sup>mbox{Measured}$  at the  $\mbox{A}_{\mbox{\scriptsize X}}$  terminals. All  $\mbox{A}_{\mbox{\scriptsize X}}$  terminals are open-circuited in shut-down mode.

 $<sup>^8</sup>P_{DISS}$  is calculated from  $(I_{DD} \times V_{DD})$ . CMOS logic level inputs result in minimum power dissipation.

<sup>&</sup>lt;sup>9</sup> All dynamic characteristics use  $V_{DD} = 5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ .

 $<sup>^{10}</sup>$  Measured at a  $V_W$  pin where an adjacent  $V_W$  pin is making a full-scale voltage change.

 $<sup>^{11}</sup>$ See timing diagram for location of measured values. All input control voltages are specified with  $t_R = t_F = 2$  ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using  $V_{\rm DD} = 5$  V.

 $<sup>^{12}\</sup>mbox{Propagation delay depends on value of $V_{DD}$, $R_L$, and $\overline{C_L}$; see applications text.$ 


#### ABSOLUTE MAXIMUM RATINGS1

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted})$ 

V <sub>DD</sub> to GND
$V_{SS}$ to GND
$V_{DD}$ to $V_{SS}$
$V_A$ , $V_B$ , $V_W$ to GND $V_{SS}$ , $V_{DD}$
$I_{MAX}^{2}$ (A, B, W) ±20 mA
Digital Inputs and Output Voltage to GND $\cdot \cdot \cdot \cdot 0 \text{ V}, \text{V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range40°C to +125°C
Maximum Junction Temperature (T <sub>J</sub> Max) 150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 sec) 300°C
Thermal Resistance <sup>3</sup> $\theta_{JA}$ , TSSOP-14 206°C/W
NOTES

#### NOTES

#### PIN CONFIGURATION



#### PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Description
1	V <sub>SS</sub>	Negative Power Supply, specified for operation from 0 V to -2.7 V.
2	B2	Terminal B of RDAC#2.
3	A2	Terminal A of RDAC#2.
4	W2	Wiper, RDAC#2, addr = $1_2$
5	DGND	Digital Ground.
6	SHDN	Active Low Input. Terminal A open-circuit and Terminal B shorted to Wiper. Shutdown controls both RDACs #1 and #2.
7	CS	Chip Select Input, Active Low. When $\overline{CS}$ returns high, data in the serial input register is decoded, based on the address bit, and loaded into the corresponding RDAC register.
8	SDI	Serial Data Input. MSB is loaded first.
9	SDO	Serial Data Output. Open Drain transistor requires pull-up resistor.
10	CLK	Serial Clock Input. Positive Edge Triggered.
11	$V_{ m DD}$	Positive Power Supply. Specified for operation at 2.7 V to 5.5 V.
12	W1	Wiper, RDAC #1, addr = $0_2$ .
13	A1	Terminal A of RDAC #1.
14	B1	Terminal B of RDAC #1.

Table I. Serial-Data Word Format

AD	DR		]	DATA					
<b>B9</b>	<b>B8</b>	<b>B</b> 7	<b>B6</b>	<b>B</b> 5	<b>B</b> 4	<b>B</b> 3	<b>B</b> 2	<b>B</b> 1	$\mathbf{B0}$
A1	A0 2 <sup>8</sup>	D7 MSE	D6	D5	D4	D3	D2	D1	D0 LSB
29	$2^8$	$2^7$							20

NOTES

 $\label{eq:address} \mbox{ADDR}(\mbox{RDAC1}) = 00; \mbox{ADDR}(\mbox{RDAC2} = 01).$ 

Data loads B9 first into SDI pin.

#### **ORDERING GUIDE**

Model	kΩ	Temperature Range	Package Description	Package Option	Qty Per Container	Branding Information*
AD5207BRU10-REEL7	10	−40°C to +125°C	TSSOP-14	RU-14	1,000	B10
AD5207BRU50-REEL7	50	−40°C to +125°C	TSSOP-14	RU-14	1,000	B50
AD5207BRU100-REEL7	100	−40°C to +125°C	TSSOP-14	RU-14	1,000	B100

<sup>\*</sup>Three lines of information appear on the device. Line 1 lists the part number; Line 2 includes branding information and the ADI logo, and Line 3 contains the date code YYWW.

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5207 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




<sup>&</sup>lt;sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


<sup>&</sup>lt;sup>2</sup> Max current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W Terminals at a given resistance. Please refer to TPC 22 for detail.

<sup>&</sup>lt;sup>3</sup> Package Power Dissipation =  $(T_I Max-T_A)/\theta_{IA}$ .


# **Typical Performance Characteristics—AD5207**




TPC 1. 10  $k\Omega$  RDNL vs. Code




TPC 2.  $10 \text{ k}\Omega$  RINL vs. Code




TPC 3. 10  $k\Omega$  DNL vs. Code



TPC 4. 10  $k\Omega$  INL vs. Code




TPC 5. Supply Current vs. Logic Input Voltage




TPC 6. Supply Current vs. Temperature


REV. 0 -5-




TPC 7. Shutdown Current vs. Temperature




TPC 8. Wiper ON Resistance vs. V<sub>SUPPLY</sub>




TPC 9. 10 kΩ Supply Current vs. Clock Frequency




TPC 10. 10  $k\Omega$  Supply Current vs. Clock Frequency




TPC 11. Power Supply Rejection Ratio vs. Frequency




TPC 12. 10 k $\Omega$  Gain vs. Frequency vs. Code




TPC 13. 50  $k\Omega$  Gain vs. Frequency vs. Code




TPC 14. 100  $k\Omega$  Gain vs. Frequency vs. Code




TPC 15. -3 dB Bandwidth



TPC 16. Normalized Gain Flatness vs. Frequency




TPC 17. One Position Step Change at Half Scale




TPC 18. Large Signal Settling Time


REV. 0 -7-




TPC 19. Digital Feedthrough vs. Time



TPC 20.  $\Delta V_{WB}/\Delta T$  Potentiometer Mode Temperature Coefficient



TPC 21.  $\Delta R_{WB}/\Delta T$  Rheostat Mode Temperature Coefficient



TPC 22. I<sub>MAX</sub> vs. Code

#### **OPERATION**

The AD5207 provides a dual channel, 256-position digitally controlled variable resistor (VR) device. The terms VR, RDAC, and digital potentiometer are sometimes used interchangeably. Changing the programmable VR settings is accomplished by clocking in a 10-bit serial data word into the SDI (Serial Data Input) pin. The format of this data word is two address Bits, A1 and A0. With A1 and A2 are first and second bits respectively, followed by eight data bits B7-B0 with MSB first. Table I provides the serial register data word format. See Table III for the AD5207 address assignments to decode the location of VR latch receiving the serial register data in Bits B7 through B0. VR settings can be changed one at a time in random sequence. The AD5207 presets to a midscale during power-on condition. AD5207 contains a power shutdown SHDN pin. When activated in logic low. Terminals A on both RDACs will be open-circuited while the wiper terminals W<sub>X</sub> are shorted to B<sub>X</sub>. As a result, a minimum amount of leakage current will be consumed in both RDACs, and the power dissipation is negligible. During the shutdown mode, the VR latch settings are maintained. Thus the previous resistance values remain when the devices are resumed from the shutdown.

#### **DIGITAL INTERFACING**

The AD5207 contains a standard three-wire serial input control interface. The three inputs are clock (CLK), chip select  $(\overline{CS})$ , and serial data input (SDI). The positive edge-sensitive CLK input requires clean transitions to avoid clocking incorrect data into the serial input register. Standard logic families work well. If mechanical switches are used for product evaluation, they should be debounced by a flip-flop or other suitable means. Figure 2 shows more detail of the internal digital circuitry. When  $\overline{CS}$  is low, the clock loads data into the serial register on each positive clock edge; see Table II.




Figure 2. Block Diagram

The serial-data-output (SDO) pin contains an open drain n-channel FET. This output requires a pull-up resistor in order to transfer data to the next package's SDI pin. The pull-up resistor termination voltage may be larger than the V<sub>DD</sub> supply of the AD5207 SDO output device, e.g., the AD5207 could operate at  $V_{DD}$  = 3.3 V and the pull-up for interface to the next device could be set at 5 V. This allows for daisy chaining several RDACs from a single processor serial-data line. The clock period may need to be increased when using a pull-up resistor to the SDI pin of the following devices in series. Capacitive loading at the daisy chain node SDO-SDI between devices may add time delay to subsequent devices. User should be aware of this potential problem in order to successfully achieve data transfer. See Figure 3. When configuring devices for daisy-chaining, the CS should be kept low until all the bits of every package are clocked into their respective serial registers, ensuring that the address bit and data bits are in the proper decoding location. This requires 20 bits of address and data complying with the data word in Table I if two AD5207 RDACs are daisy chained. During shutdown SHDN, the SDO output pin is forced to OFF (logic high state) to disable power dissipation in the pull-up resistor. See Figure 4 for equivalent SDO output circuit schematic.




Figure 3. Daisy-Chain Configuration Using SDO

Table II. Input Logic Control Truth Table

CLK	CS	SHDN	Register Activity
L	L	Н	No SR effect, enables SDO pin.
P	L	Н	Shift one bit in from the SDI pin. MSB first. The tenth previously entered bit is shifted out of the SDO pin.
X	P	Н	Load SR data into RDAC latch based on A0 decode (Table III).
X	Н	Н	No Operation.
X	Н	L	Open circuits all resistor A Terminals, connects W to B, turns off SDO output transistor.

NOTE

P = positive edge, X = don't care, SR = shift register.

Table III. Address Decode Table

A1	A0	Latch Loaded
0	0	RDAC #1
0	1	RDAC #2

REV. 0 –9–

The data setup and data hold times in the specification table determine the data valid time requirements. The last ten bits of the data word entered into the serial register are held when  $\overline{CS}$  returns high and any extra bits are ignored. At the same time, when  $\overline{CS}$  goes high, it gates the address decoder enabling one of two positive edge-triggered AD5207 RDAC latches; see Figure 5 detail.




Figure 4. Detail SDO Output Schematic of the AD5207

The target RDAC latch is loaded with the last eight bits of the data word to complete one RDAC update. For AD5207, it cannot update both channels simultaneously and therefore, two separate 10-bit data words must be clocked in to change both VR settings.




Figure 5. Equivalent Input Control Logic

All digital inputs are protected with a series input resistor and parallel Zener ESD structure shown in Figures 6 and 7. Applies to digital input pins  $\overline{\text{CS}}$ , SDI, SDO,  $\overline{\text{SHDN}}$ , and CLK. Digital input level for Logic 1 can be anywhere from 2.4 V to 5 V regardless of whether it is in single or dual supplies.




Figure 6. ESD Protection of Digital Pins




Figure 7. ESD Protection of Resistor Terminals




Figure 8. Equivalent RDAC Circuit

### PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between Terminals A and B is available with values of  $10 \text{ k}\Omega$ ,  $50 \text{ k}\Omega$ , and  $100 \text{ k}\Omega$ . The last few digits of the part number determine the nominal resistance value, e.g., 10 kΩ = 10; 50 kΩ = 50; and 100 kΩ = 100. The nominal resistance (RAB) of the VR has 256 contact points accessed by the wiper terminal, plus the B Terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assume a 10 k $\Omega$  part is used, the wiper's first connection starts at the B Terminal for data 00<sub>H</sub>. Since there is a 45  $\Omega$  wiper contact resistance, such connection yields a minimum of 45  $\Omega$  resistance between Terminals W and B. The second connection is the first tap point corresponds to 84 Ω ( $R_{WB}$  =  $R_{AB}/256$  +  $R_{W}$  = 39 Ω + 45 Ω) for data 01<sub>H</sub>. The third connection is the next tap point representing 123  $\Omega$  (39  $\times$ 2 + 45) for data 02<sub>H</sub> and so on. Each LSB value increase moves the wiper up the resistor ladder until the last tap point is reached at 10006  $\Omega$  (R<sub>AB</sub> – 1 LSB + R<sub>W</sub>). Figure 8 shows a simplified diagram of the equivalent RDAC circuit.

The general equation determining the programmable output resistance between W and B is:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W \tag{1}$$

where D is the data contained in the 8-bit RDAC latch, and  $R_{AB}$  is the nominal end-to-end resistance.

For example,  $R_{AB}$  =10 k $\Omega$ , A Terminal can be open-circuit or tied to W. The following output resistance  $R_{WB}$  will be set for the following RDAC latch codes.

-10- REV. 0

Table IV.

D (DEC)	$R_{WB}$ $(\Omega)$	Output State
255	10006	Full-Scale (R <sub>AB</sub> – 1 LSB + R <sub>W</sub> )
128	5045	Midscale
1	84	1 LSB
0	45	Zero-Scale (Wiper Contact Resistance)

Note that in the zero-scale condition a finite wiper resistance of 45  $\Omega$  is present. Care should be taken to limit the current flow between W and B in this state to a maximum current of no more than 5 mA. Otherwise, degradation or possibly destruction of the internal switch contacts can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and Terminal A also produces a digitally controlled resistance  $R_{WA}$ . When these terminals are used, the B Terminal should be let open or tied to the wiper terminal. Setting the resistance value for  $R_{WA}$  starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general equation for this operation is:

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} + R_{W} \tag{2}$$

For example, when  $R_{AB} = 10 \text{ k}\Omega$ , B terminal is either open or tied to W, the following output resistance,  $R_{WA}$ , will be set for the following RDAC latch codes.

Table V.

D (DEC)	$R_{WA}$ $(\Omega)$	Output State
255	84	Full-Scale $(R_{AB}/256 + R_{W})$
128	5045	Midscale
1	10006	1 LSB
0	10045	Zero-Scale

The typical distribution of  $R_{AB}$  from channel to channel matches within  $\pm 1\%$ . Device-to-device matching is process-lot dependent and is possible to have  $\pm 30\%$  variation. The change in  $R_{AB}$  with temperature has a 500 ppm/°C temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates an output voltage proportional to the input voltage. Let's ignore the effect of the wiper resistance for the moment. For example, when connecting A Terminal to 5 V and B Terminal to ground, it produces a programmable output voltage at the wiper starting at zero volts up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 256

position of the potentiometer divider. Since AD5207 is capable for dual supplies, the general equation defining the output voltage with respect to ground for any given input voltage applied to terminals AB is:

$$V_{W}(D) = \frac{D}{256} V_{A} + \frac{256 - D}{256} V_{B}$$
 (3)

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent on the ratio of  $R_{WA}$  and  $R_{WB}$  and not the absolute values; therefore, the drift reduces to 15 ppm/°C. There is no voltage polarity constraint between Terminals A, B, and W as long as the terminal voltage stays within  $V_{SS} < V_{TERM} < V_{DD}$ .

#### RDAC CIRCUIT SIMULATION MODEL

The internal parasitic capacitances and the external capacitive loads dominate the ac characteristics of the RDACs. Configured as a potentiometer divider the -3 dB bandwidth of the AD5207BRU10 (10 k $\Omega$  resistor) measures 600 kHz at half scale. TPC 16 provides the large signal BODE plot characteristics of the three available resistor versions 10 k $\Omega$  and 50 k $\Omega$ . The gain flatness versus frequency graph, TPC 16, predicts filter applications performance. A parasitic simulation model has been developed and is shown in Figure 9. Listing I provides a macro model net list for the 10 k $\Omega$  RDAC:




Figure 9. RDAC Circuit Simulation Model for RDAC = 10  $k\Omega$ 

Listing I. Macro Model Net List for RDAC

```
.PARAM D=255, RDAC=10E3

*
.SUBCKT DPOT (A,W)

*
CA A 0 45E-12
RAW A W {(1-D/256)*RDAC+50}
CW W 0 70E-12
RBW W B {D/256*RDAC+50}
CB B 0 45E-12

*
.ENDS DPOT
```

REV. 0 –11–

#### **TEST CIRCUITS**

Figures 10 to 18 define the test conditions used in product Specification table.




Figure 10. Potentiometer Divider Nonlinearity Error Test Circuit (INL, DNL)




Figure 11. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 12. Wiper Resistance Test Circuit




Figure 13. Power Supply Sensitivity Test Circuit (PSS, PSSR)




Figure 14. Inverting Gain Test Circuit




Figure 15. Noninverting Gain Test Circuit




Figure 16. Gain vs. Frequency Test Circuit




Figure 17. Incremental ON Resistance Test Circuit




Figure 18. Common-Mode Leakage Current Test Circuit

#### DIGITAL POTENTIOMETER FAMILY SELECTION GUIDE

Part Number	Number of VRs per Package	Terminal Voltage Range	Interface Data Control	Nominal Resistance (kΩ)	Resolution (Number of Wiper Positions)	Power Supply Current (I <sub>DD</sub> )	Packages	Comments
AD5201	1	±3 V, +5.5 V	3-Wire	10, 50	33	40 μΑ	μSOIC-10	Full AC Specs, Dual Supply, Pwr-On-Reset, Low Cost
AD5220	1	5.5 V	Up/Down	10, 50, 100	128	40 μΑ	PDIP, SO-8, μSOIC-8	No Rollover, Pwr-On-Reset
AD7376	1	±15 V, +28 V	3-Wire	10, 50, 100, 1000	128	100 μΑ	PDIP-14, SOL-16, TSSOP-14	Single +28 V or Dual ±15 V Supply Operation
AD5200	1	±3 V, +5.5 V	3-Wire	10, 50	256	40 μΑ	μSOIC-10	Full AC Specs, Dual Supply, Pwr-On-Reset
AD8400	1	5.5 V	3-Wire	1, 10, 50, 100	256	5 μΑ	SO-8	Full AC Specs
AD5260	1	±5 V, +15 V	3-Wire	20, 50, 200	256	60 μΑ	TSSOP-14	15 V or ±5 V, TC < 50 ppm/°C
AD5241	1	±3 V, +5.5 V	2-Wire	10, 100, 1000	256	50 μΑ	SO-14, TSSOP-14	I <sup>2</sup> C-Compatible, TC < 50 ppm/°C
AD5231*	1	±3 V, +5.5 V	3-Wire	10, 50, 100	1024	20 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5222	2	±3 V, +5.5 V	Up/Down	10, 50, 100, 1000	128	80 μΑ	SO-14, TSSOP-14	No Rollover, Stereo, Pwr-On- Reset, TC < 50 ppm/°C
AD8402	2	5.5 V	3-Wire	1, 10, 50, 100	256	5 μΑ	PDIP, SO-14, TSSOP-14	Full AC Specs, nA Shutdown Current
AD5207	2	±3 V, +5.5 V	3-Wire	10, 50, 100	256	40 μΑ	TSSOP-14	Full AC specs, Dual Supply, Pwr-On-Reset, SDO
AD5232*	2	±3 V, +5.5 V	3-Wire	10, 50, 100	256	20 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5235*	2	±3 V, +5.5 V	3-Wire	25, 250	1024	20 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, TC < 50 ppm/°C
AD5242	2	±3 V, +5.5 V	2-Wire	10, 100, 1000	256	50 μΑ	SO-16, TSSOP-16	I <sup>2</sup> C-Compatible, TC < 50 ppm/°C
AD5262*	2	±5 V, +15 V	3-Wire	20, 50, 200	256	60 μΑ	TSSOP-16	±15 V or ±5 V, Pwr-On- Reset, TC < 50 ppm/°C
AD5203	4	5.5 V	3-Wire	10, 100	64	5 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, nA Shutdown Current
AD5233*	4	±3 V, +5.5 V	3-Wire	10, 50, 100	64	20 μΑ	TSSOP-16	Nonvolatile Memory, Direct Program, I/D, ±6 dB Settability
AD5204	4	±3 V, +5.5 V	3-Wire	10, 50, 100	256	60 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, Dual Supply, Pwr-On-Reset
AD8403	4	5.5 V	3-Wire	1, 10, 50, 100	256	5 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, nA Shutdown Current
AD5206	6	±3 V, +5.5 V	3-Wire	10, 50, 100	256	60 μΑ	PDIP, SOL-24, TSSOP-24	Full AC Specs, Dual Supply, Pwr-On-Reset

\*Future product, consult factory for latest status.

Latest Digital Potentiometer Information available at www.analog.com/support/standard\_linear/selection\_guides/dig\_pot.html

REV. 0 -13-

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm)

#### 14-Lead TSSOP (RU-14)

