Contents VNH5050A-E

## **Contents**

1	Bloc	k diagra	am and pin description	. 5
2	Elec	trical sp	pecifications	. 8
	2.1	Absolu	ite maximum ratings	. 8
	2.2	Therm	al data	. 9
	2.3	Electric	cal characteristics	. 10
	2.4	Wavefo	orms	. 19
3	Арр	lication	information	. 21
	3.1	Revers	se battery protection	22
4	Pacl	kage and	d PCB thermal data	24
	4.1	Power	SSO-36 thermal data	24
		4.1.1	Thermal calculation in clockwise and anti-clockwise operation in steady-state mode	. 25
		4.1.2	Thermal resistances definition (values according to the PCB heatsink area)	
		4.1.3	Thermal calculation in transient mode	. 26
5	Pacl	kage and	d packing information	29
	5.1	ECOP	ACK <sup>®</sup> packages	29
	5.2	Power	SSO-36 TP package information	29
	5.3	Power	SSO-36 TP packing information	31
6	Revi	ision his	story	32



VNH5050A-E List of tables

# List of tables

Table 1.	Device summary	1
Table 2.	Block description	
Table 3.	Suggested connections for unused and not connected pins	
Table 4.	Pin definitions and functions	6
Table 5.	Pin functions description	7
Table 6.	Absolute maximum ratings	
Table 7.	Thermal data	9
Table 8.	Power section	. 10
Table 9.	Logic inputs (IN <sub>A</sub> , IN <sub>B</sub> , EN <sub>A</sub> , EN <sub>B</sub> , PWM, CS_DIS)	. 11
Table 10.	Switching ( $V_{CC} = 13 \text{ V}, R_{LOAD} = 1.5 \Omega$ )	. 11
Table 11.	Protections and diagnostics	. 11
Table 12.	Current sense (9 V < V <sub>CC</sub> < 18 V)	. 12
Table 13.	Truth table in normal operating conditions	. 17
Table 14.	Truth table in fault conditions (detected on OUTA)	. 17
Table 15.	Electrical transient requirements (part 1/3)	. 18
Table 16.	Electrical transient requirements (part 2/3)	. 18
Table 17.	Electrical transient requirements (part 3/3)	. 18
Table 18.	Thermal calculation in clockwise and anti-clockwise operation in steady-state mode	
Table 19.	Thermal parameters	. 28
Table 20.	PowerSSO-36 TP mechanical data	. 30
Table 21.	Document revision history	. 32



List of figures VNH5050A-E

# **List of figures**

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	8
Figure 4.	Definition of the delay times measurement	14
Figure 5.	Definition of the low-side switching times	15
Figure 6.	Definition of the high-side switching times	15
Figure 7.	Definition of dynamic cross conduction current during a PWM operation	16
Figure 8.	Definition of delay response time of sense current	16
Figure 9.	Waveforms in full-bridge operation	19
Figure 10.	Waveforms in full-bridge operation (continued)	20
Figure 11.	Typical application circuit for DC to 20 kHz PWM operation short circuit protection	21
Figure 12.	Behavior in fault condition (how a fault can be cleared)	22
Figure 13.	Half-bridge configuration	23
Figure 14.	Multi-motors configuration	
Figure 15.	PowerSSO-36 <sup>™</sup> PC board	
Figure 16.	Chipset configuration	
Figure 17.	Auto and mutual R <sub>thj-amb</sub> vs PCB copper area in open box free air condition	
Figure 18.	Detailed chipset configuration	26
Figure 19.	PowerSSO-36 HSD thermal impedance junction ambient single pulse	
Figure 20.	PowerSSO-36 LSD thermal impedance junction ambient single pulse	
Figure 21.	Thermal fitting model of an H-bridge in PowerSSO-36	
Figure 22.	PowerSSO-36 TP package dimensions	
Figure 23.	PowerSSO-36 TP tube shipment (no suffix)	31
Figure 24	PowerSSO-36 TP tape and reel shipment (suffix "TR")	31



# 1 Block diagram and pin description

Figure 1. Block diagram




Table 2. Block description

Name	Description
Logic control	Allows the turn-on and the turn-off of the high-side and the low-side switches according to the truth table.
Undervoltage/overvoltage	Shuts down the device for battery voltage outside the range (4,524V).
High-side and low-side clamp voltage	Protect the high-side and the low-side switches from high voltage on the battery line.
High-side and low-side driver	Drive the gate of the concerned switch to allow a proper $R_{DS(on)}$ for the leg of the bridge.
Current limitation	Limits the motor current in case of short circuit.
High-side and low-side overtemperature protection	In case of short-circuit with the increase of the junction temperature, it shuts down the concerned driver to prevent degradation and to protect the die.
Low-side overload detector	Detects when low-side current exceeds shutdown current and latches off the concerned low-side.
Fault detection	Signalizes an abnormal condition of the switch (output shorted to ground or output shorted to battery) by pulling down the concerned ENx/DIAGx pin.
Power limitation	Limits the power dissipation of the high-side driver inside safe range in case of short to ground condition.



Table 3. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	SOURCE_HSx	DRAIN_LSx	INPUTx, PWM DIAGx/ENx CS_DIS
Floating	Not allowed	Х	X	Х	Х
To ground	Through 1 kΩ resistor	Х	Not allowed	Х	Through 10 kΩ resistor

Figure 2. Configuration diagram (top view)




Table 4. Pin definitions and functions

Pin N°	Symbol	Function
13, 24	V <sub>CC</sub> , Heat slug1	Drain of high-side switches and power supply voltage.
18	NC	Not connected.
15	INA	Clockwise input.
16	ENA/DIAGA	Status of high-side and low-side switches A; Open drain output.
17	IN_PWM	PWM input.
19	cs	Output of current sense.

Table 4. Pin definitions and functions (continued)

Pin N°	Symbol	Function
20	CS_DIS	Active high CMOS compatible pin to disable current sense pin.
21	ENB/DIAGB	Status of high-side and low-side switches B; Open drain output.
22	INв	Counter clockwise input.
23, 25, 26, 27, 28, 29, 35	OUTB, Heat Slug3	Source of high-side switch B / drain of low-side switch B.
30, 31, 32, 33, 34,36	GND_B	Source of low-side switch B.
2, 8, 9, 10, 11, 12, 14	OUT <sub>A,</sub> Heat Slug2	Source of high-side switch A / drain of low-side switch A.
1, 3, 4, 5, 6, 7	GND_A	Source of low-side switch A.

Table 5. Pin functions description

Name	Description
V <sub>CC</sub>	Battery connection.
GND	Power ground.
OUT <sub>A</sub> OUT <sub>B</sub>	Power connections to the motor.
IN <sub>A</sub> IN <sub>B</sub>	Voltage controlled input pins with hysteresis, CMOS compatible. These two pins control the state of the bridge in normal operation according to the truth table (brake to $V_{CC}$ , Brake to GND, clockwise and counterclockwise).
PWM	Voltage controlled input pin with hysteresis, CMOS compatible.Gates of low-side FETS get modulated by the PWM signal during their on phase allowing speed control of the motor.
EN <sub>A</sub> /DIAG <sub>A</sub> EN <sub>B</sub> /DIAG <sub>B</sub>	Open drain bidirectional logic pins. These pins must be connected to an external pull up resistor. When externally pulled low, they disable half-bridge A or B. In case of fault detection (thermal shutdown of a high-side FET or excessive on-state voltage drop across a low-side FET), these pins are pulled low by the device (see truth table in fault condition).
CS	Analog current sense output. This output delivers a current proportional to the motor current if CS_DIS is low or left open. The information can be read back as an analog voltage across an external resistor.
CS_DIS	Active high CMOS compatible pin to disable the current sense pin.

## **Electrical specifications** 2

 $I_S$  $V_{CC}$  $I_{INA}$  $V_{CC}$ OUT<sub>A</sub>  $I_{\mathsf{INB}}$  $I_{\text{OUTB}}$  $\mathsf{IN}_\mathsf{B}$  $\mathsf{OUT}_\mathsf{B}$ V<sub>OUTA</sub> I<sub>SENSE</sub> cs 🗅  $\mathsf{DIAG}_\mathsf{A}/\mathsf{EN}_\mathsf{A}$ ICSD  $V_{OUTB}$ I<sub>ENB</sub> CS\_DIS 🖟  $V_{\text{SENSE}}$ DIAG<sub>B</sub>/EN<sub>B</sub> PWM GND  $V_{CSD}$ I<sub>GND</sub> V<sub>INA</sub> V<sub>INB</sub> V<sub>ENA</sub>  $\mathsf{V}_{\mathsf{ENB}}$ 

Figure 3. **Current and voltage conventions** 

### **Absolute maximum ratings** 2.1

**Absolute maximum ratings** Table 6.

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	+ 41	V
I <sub>max</sub>	DC output current	Internally limited	Α
I <sub>R</sub>	Reverse output current (continuous) <sup>(1)</sup>	25	Α
I <sub>IN</sub>	Input current (IN <sub>A</sub> and IN <sub>B</sub> pins)	+/- 10	mA
I <sub>EN</sub>	Enable input current (DIAG <sub>A</sub> /EN <sub>A</sub> and DIAG <sub>B</sub> /EN <sub>B</sub> pins)	+/- 10	mA
I <sub>pw</sub>	PWM Input current	+/- 10	mA
I <sub>CS_DIS</sub>	CS_DIS input current	+/- 10	mA
V <sub>CS</sub>	Current sense maximum voltage	V <sub>CC</sub> -41/+V <sub>CC</sub>	V
V <sub>ESD</sub>	Electrostatic discharge (Human body model: R = 1.5 k $\Omega$ , C = 100 pF)	2	kV
T <sub>c</sub>	Junction operating temperature	-40 to 150	°C
T <sub>STG</sub>	Storage temperature	-55 to 150	°C
I <sub>GND</sub>	DC reverse ground pin current	200	mA

<sup>1.</sup> Based on the internal wires capability.

## 2.2 Thermal data

Table 7. Thermal data

Symbol	Parameter	Max. value	Unit	
R <sub>thj-case</sub>	Thermal resistance junction-case (per leg)  LSD		3.7	°C/W
			3.9	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient		See Figure 17	°C/W

## 2.3 Electrical characteristics

 $\rm V_{CC}$  = 9 V up to 18 V; -40 °C <  $\rm T_{j}$  < 150 °C, unless otherwise specified.

Table 8. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{CC}$	Operating supply voltage		5.5		18	V
	Supply current	Off-state with all fault cleared and ENx = 0 (standby) $IN_A = IN_B = PWM = 0;$ $T_j = 25$ °C; $V_{CC} = 13$ V		3	6	μΑ
		Off-state with all fault cleared and ENx = 0 (standby) $V_{CC} = 13 \text{ V};$ $IN_A = IN_B = PWM = 0;$ $T_j = -40 \text{ °C to } 150 \text{ °C}$			10	μА
I <sub>S</sub>		Off-state (no standby) $IN_A = IN_B = PWM = 0;$ ENx = 5 V; $T_j = -40 ^{\circ}C$ to 150 $^{\circ}C$			5	mA
		On-state: IN <sub>A</sub> or IN <sub>B</sub> = 5V; no PWM		3	6	mA
		On-state: IN <sub>A</sub> or IN <sub>B</sub> = 5 V; PWM = 20 kHz			8	mA
	Static high-side resistance	$I_{OUT} = 8.5 \text{ A}; T_j = -40 \text{ °C}$		17		mΩ
		$OUT = 8.5 \text{ A}; T_j = 25 \text{ °C}$		26		mΩ
R <sub>ONHS</sub>		$I_{OUT} = 8.5 \text{ A}; T_j = 150 \text{ °C}$		52		mΩ
		$I_{OUT} = 8.5 \text{ A};$ $T_j = -40 \text{ °C to } 150 \text{ °C}$			60	mΩ
		I <sub>OUT</sub> = 8.5 A; T <sub>j</sub> = 25 °C		20		mΩ
R <sub>ONLS</sub>	Static low-side resistance	$I_{OUT} = 8.5 \text{ A};$ $T_j = -40 \text{ °C to } 150 \text{ °C}$			40	mΩ
V <sub>f</sub>	High-side free-wheeling diode forward voltage	I <sub>OUT</sub> = -8.5 A; T <sub>j</sub> = 150 °C		0.7	0.9	V
1	High-side off-state output	T <sub>j</sub> = 25 °C; V <sub>CC</sub> = 13V; V <sub>OUTX</sub> = EN <sub>X</sub> = 0 V	0		3	μΑ
I <sub>L(off)</sub>	current (per channel)	$T_j = 125$ °C; $V_{CC} = 13V$ ; $V_{OUTX} = EN_X = 0 V$	0		5	μΑ
I <sub>RM</sub>	Dynamic cross- conduction current	I <sub>OUT</sub> = 8.5 A (see <i>Figure 7</i> )		1		А

Table 9. Logic inputs ( $IN_A$ ,  $IN_B$ ,  $EN_A$ ,  $EN_B$ , PWM,  $CS_DIS$ )

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low level voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)			0.9	V
V <sub>IH</sub>	Input high level voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)	2.1			V
V <sub>IHYST</sub>	Input hysteresis voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)	0.15			V
V	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.5	6.3	7.5	V
V <sub>ICL</sub>	Input clamp voltage	I <sub>IN</sub> = -1 mA	-1.0	-0.7	-0.3	V
I <sub>INL</sub>	Input current	V <sub>IN</sub> = 0.9 V	1			μA
I <sub>INH</sub>	Input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>DIAG</sub>	Enable output low level voltage	Fault operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an output pin); I <sub>EN</sub> = 1 mA			0.4	V

Table 10. Switching ( $V_{CC} = 13 \text{ V}, R_{LOAD} = 1.5 \Omega$ )

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f	PWM frequency		0		20	kHz
t <sub>d(on)</sub>	Turn-on delay time Input rise time < 1µs (see <i>Figure 6</i> )				250	μs
t <sub>d(off)</sub>	Turn-off delay time	Input rise time < 1µs (see <i>Figure 6</i> )			250	μs
t <sub>r</sub>	Rise time	See Figure 5		1	2	μs
t <sub>f</sub>	Fall time	See Figure 5		1	2	μs
t <sub>DEL</sub>	Delay time during change of operating mode	See Figure 4	200	400	1600	μs
t <sub>rr</sub>	High-side free wheeling diode reverse recovery time	See Figure 7		100		ns

Table 11. Protections and diagnostics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>USD</sub>	Undervoltage shutdown			3	5	V
V <sub>USDhyst</sub>	Undervoltage shutdown hysteresis			0.5		V
V <sub>OV</sub>	V <sub>CC</sub> overvoltage shutdown		24	27	30	V
I <sub>LIM_H</sub>	High-side current limitation		30	42	60	Α

Table 11. Protections and diagnostics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD_LS</sub>	Shutdown LS current		30	50	70	Α
V <sub>CLP</sub>	Total clamp voltage (V <sub>CC</sub> to GND)	I <sub>OUT</sub> = 8.5 A	41	46	52	V
V <sub>CLPH</sub>	High-side clamp voltage (V <sub>CC</sub> to OUT <sub>A</sub> =0 or OUT <sub>B</sub> =0)	I <sub>OUT</sub> = 8.5 A	41	46	52	>
T <sub>SD_LS</sub>	Time to shutdown for the low-side			10		μs
V <sub>CLPLS</sub>	Low-side clamp voltage $(OUT_A = V_{CC} \text{ or } OUT_B = V_{CC} \text{ to GND})$	I <sub>OUT</sub> = 8.5 A	25	28	31	٧
T <sub>TSD</sub> <sup>(1)</sup>	Thermal shutdown temperature $V_{IN} = 2.1 \text{ V}$		150	175	200	°C
T <sub>TR</sub> <sup>(2)</sup>	Thermal reset temperature		135			°C
T <sub>HYST</sub> <sup>(2)</sup>	Thermal hysteresis (T <sub>SD</sub> -T <sub>R</sub> )			16		°C
T <sub>TSD_LS</sub>	Low-side thermal shutdown temperature	V <sub>IN</sub> = 0 V	150	175	200	°C

<sup>1.</sup>  $T_{TSD}$  is the minimum threshold temperature between HS and LS

Table 12. Current sense (9 V <  $V_{CC}$  < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
К <sub>1</sub>	lout/Isense	$I_{OUT} = 5 \text{ A}; V_{SENSE} = 0.8 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	4350	5100	6270	
К <sub>2</sub>	lout/Isense	$I_{OUT} = 10 \text{ A};$ $V_{SENSE} = 1.6 \text{ V}; V_{CSD} = 0 \text{ V};$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	4350	5030	5870	
К <sub>3</sub>	$K_3$ $I_{OUT}/I_{SENSE}$ $I_{OUT} = 29$ $V_{CSD} = 0$ $T_i = -40$		4100	4930	5490	
dK <sub>1</sub> /K <sub>1</sub> <sup>(1)</sup>	Analog sense current drift	$I_{OUT} = 5 \text{ A; } V_{SENSE} = 0.8 \text{ V;}$ $V_{CSD} = 0 \text{ V;}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	-14		14	%
dK <sub>2</sub> /K <sub>2</sub> <sup>(1)</sup>	Analog sense current drift	$I_{OUT} = 10 \text{ A}; V_{SENSE} = 1.6 \text{ V}; V_{CSD} = 0 \text{ V}; T_j = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C}$	-13		13	%
dK <sub>3</sub> /K <sub>3</sub> <sup>(1)</sup>	Analog sense current drift	$I_{OUT} = 25 \text{ A; } V_{SENSE} = 4 \text{ V;}$ $V_{CSD} = 0 \text{ V;}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	-13		13	%

<sup>2.</sup> Valid for both HSD and LSD.

Table 12. Current sense (9 V <  $V_{CC}$  < 18 V) (continued)

Symbol	Parameter	Parameter Test conditions		Тур.	Max.	Unit
V <sub>SENSE</sub>	Max analog sense output voltage	$I_{OUT}$ = 10 A; $V_{CSD}$ = 0 V; $R_{SENSE}$ = 800 $\Omega$	5			V
		$I_{OUT}$ = 500 mA; $V_{CC}$ = 13 V; $T_j$ = -40 °C		87		μΑ
I <sub>SENSETYP_500</sub>	Typical analog sense	$I_{OUT}$ = 500 mA; $V_{CC}$ = 13 V; $T_j$ = 25 °C		91		μΑ
		$I_{OUT}$ = 500 mA; $V_{CC}$ = 13 V; $T_j$ = 150 °C		100		μA
		$I_{OUT} = 0 \text{ A}; V_{SENSE} = 0 \text{ V};$ $V_{CSD} = 5 \text{ V}; V_{IN} = 0 \text{ V};$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	0		5	μA
I <sub>SENSE0</sub>	Analog sense leakage current	$V_{CSD} = 0 \text{ V}; V_{IN} = 5 \text{ V};$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	0		180	μA
		$V_{CSD} = 5 \text{ V}; V_{IN} = 5 \text{ V}; I_{OUT} = 8.5 \text{ A}$	0		5	μA
t <sub>DSENSEH</sub>	Delay response time from falling edge of CS_DIS pin				50	μs
<sup>t</sup> dsensel	to Delay response time from rising edge of CS_DIS pin				20	μs

<sup>1.</sup> Analog sense current drift is deviation of factor K for a given device over (-40°C to 150°C and 9 V <  $V_{CC}$  < 18 V) with respect to its value measured at  $T_j$  = 25 °C,  $V_{CC}$  = 13 V.




Figure 4. Definition of the delay times measurement






Figure 5. Definition of the low-side switching times








Figure 7. Definition of dynamic cross conduction current during a PWM operation






Table 13. Truth table in normal operating conditions

INA	IN <sub>B</sub>	DIAG <sub>A</sub> /EN <sub>A</sub>	DIAG <sub>B</sub> /EN <sub>B</sub>	OUTA	OUTB	cs	Operating mode			
1	1			Н	Н	High Imp.	Brake to V <sub>CC</sub>			
'	0	1	1	''	L	I /K	Clockwise (CW)			
0	1	ı	'	ı		'	' ,	Н	$I_{SENSE} = I_{OUT}/K$	Counterclockwise (CCW)
	0			_	L	High Imp.	Brake to GND			

Table 14. Truth table in fault conditions (detected on OUT<sub>A</sub>)

INA	IN <sub>B</sub>	DIAG <sub>A</sub> /EN <sub>A</sub>	DIAG <sub>B</sub> /EN <sub>B</sub>	OUT <sub>A</sub>	OUTB	CS (V <sub>CSD</sub> =0V)		
1	1				Н	High		
'	0		1	4	1		L	impedance
0	1	0	l	OPEN	Н	I <sub>OUTB</sub> /K		
	0					L	High	
Х	Х		0		OPEN	impedance		
		Fault Inf	ormation	Protection	on Action			

Note:

In normal operating conditions the  $DIAG_X/EN_X$  pin is considered as an input pin by the device. This pin must be externally pulled high.

Table 15. Electrical transient requirements (part 1/3)

ISO 7637-2: 2004(E)	Test le	evels <sup>(1)</sup>	Number of pulses or		cle/pulse ion time	Delays and Impedance
Test pulse	III	IV	test times	Min.	Max.	impedance
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω
3a	-100V	-150V	1h	90ms	100ms	0.1μs, 50Ω
3b	+75V	+100V	1h	90ms	100ms	0.1μs, 50Ω
4	-6V	-7V	1 pulse			100ms, 0.01Ω
5b <sup>(2)</sup>	+65V	+87V	1 pulse			400ms, 2Ω

<sup>1.</sup> The above test levels must be considered referred to  $V_{CC}$  = 13.5V except for pulse 5b.

Table 16. Electrical transient requirements (part 2/3)

ISO 7637-2: 2004E	Test level results					
Test pulse	III	VI				
1	С	С				
2a	С	С				
3a	С	С				
3b	С	С				
4	С	С				
5b <sup>(1)</sup>	С	С				

<sup>1.</sup> Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 17. Electrical transient requirements (part 3/3)


Class	Contents					
С	All functions of the device performed as designed after exposure to disturbance.					
E	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.					

18/33 Doc ID 16009 Rev 11

<sup>2.</sup> Valid in case of external load dump clamp: 40V maximum referred to ground.

#### 2.4 **Waveforms**

Figure 9. Waveforms in full-bridge operation





Doc ID 16009 Rev 11




Figure 10. Waveforms in full-bridge operation (continued)




Downloaded from Arrow.com.

## 3 Application information

In normal operating conditions the  $DIAG_X/EN_X$  pin is considered as an input pin by the device. This pin must be externally pulled high.

PWM pin usage: In all cases, a "0" on the PWM pin turns off both  $LS_A$  and  $LS_B$  switches. When PWM rises back to "1",  $LS_A$  or  $LS_B$  turn on again depending on the input pin state.

Figure 11. Typical application circuit for DC to 20 kHz PWM operation short circuit protection



Note:

The value of the blocking capacitor (C) depends on the application conditions and defines voltage and current ripple on supply line at PWM operation. Stored energy of the motor inductance may fly back into the blocking capacitor, if the bridge driver goes into 3-state. This causes a hazardous overvoltage if the capacitor is not big enough. As basic orientation, 500µF per 10A load current is recommended.

In case of a fault condition the DIAG<sub>X</sub>/EN<sub>X</sub> pin is considered as an output pin by the device.

The fault conditions are:

- Overtemperature on one or both high-sides
- Short to battery condition on the output (over current detection on the low-side Power MOSFET)

Possible origins of fault conditions may be:

OUT<sub>A</sub> is shorted to ground → overtemperature detection on high-side A

 $\mathsf{OUT}_\mathsf{A}$  is shorted to  $\mathsf{V}_\mathsf{CC} \to \mathsf{low}\text{-side}$  Power MOSFET over current detection

When a fault condition is detected, the user can identify which power element is in fault by monitoring the IN<sub>A</sub>, IN<sub>B</sub>, DIAG<sub>A</sub>/EN<sub>A</sub> and DIAG<sub>B</sub>/EN<sub>B</sub> pins.

577

Doc ID 16009 Rev 11

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn on the respective output  $(OUT_X)$  again, the input signal must rise from low to high level.




Figure 12. Behavior in fault condition (how a fault can be cleared)

Note:

In case of the fault condition is not removed, the procedure for unlatching and sending the device in Stby mode is:

- Clear the fault in the device (toggle:  $IN_A$  if  $EN_A = 0$  or  $IN_B$  if  $EN_B = 0$ )
- Pull low all inputs, PWM and Diag/EN pins within t<sub>DEL</sub>.

If the Diag/En pins are already low, PWM = 0, the fault can be cleared simply toggling the input. The device enters in stby mode as soon as the fault is cleared.

## 3.1 Reverse battery protection

Three possible solutions can be considered:


- A Schottky diode D connected to V<sub>CC</sub> pin
- An N-channel MOSFET connected to the GND pin (see Figure 11)
- A P-channel MOSFET connected to the V<sub>CC</sub> pin

The device sustains no more than -25 A in reverse battery conditions because of the two body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH5050A-E is pulled down to the  $V_{CC}$  line (approximately -1.5 V).

Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If  $I_{Rmax}$  is the maximum target reverse current through  $\mu C$  I/Os, series resistor is:


$$R = \frac{V_{IOs} - V_{CC}}{I_{Rmax}}$$

Figure 13. Half-bridge configuration



Note: The VNH5050A-E can be used as a high power half-bridge driver.

Figure 14. Multi-motors configuration




Note: The VNH5050A-E can easily be designed in multi-motors driving applications such as seat positioning systems where only one motor has to be driven at a time.  $DIAG_X/EN_X$  pins allow to put unused half-bridges in high impedance.

### Package and PCB thermal data 4

#### PowerSSO-36 thermal data 4.1

Figure 15. PowerSSO-36™ PC board



Note:

Downloaded from Arrow.com.

Board finish thickness 1.6 mm +/- 10%, Board double layers and four layers, Board dimension 129x60, Board Material FR4, Cu thickness 0.070mm (front and back side), Thermal vias spaced on a 1.2 mm x 1.2 mm grid, Vias pad clearance thickness 0.2 mm, Thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm, Footprint dimension 4.1 mm x 6.5 mm.

24/33 Doc ID 16009 Rev 11

Figure 16. Chipset configuration





Figure 17. Auto and mutual R<sub>thj-amb</sub> vs PCB copper area in open box free air condition



# 4.1.1 Thermal calculation in clockwise and anti-clockwise operation in steady-state mode

Table 18. Thermal calculation in clockwise and anti-clockwise operation in steadystate mode

HSA	HS <sub>B</sub>	LSA	LS <sub>B</sub>	T <sub>jHSAB</sub>	T <sub>jLSA</sub>	T <sub>jLSB</sub>
ON	OFF	OFF	ON	$P_{dHSA} \times R_{thHS} + P_{dLSB} \times R_{thHSLS} + T_{amb}$	P <sub>dHSA</sub> x R <sub>thHSLS</sub> + P <sub>dLSB</sub> x R <sub>thLSLS</sub> + T <sub>amb</sub>	$\begin{array}{c} P_{dHSA}  x  R_{thHSLS} + P_{dLSB} \\ x  R_{thLS} + T_{amb} \end{array}$
OFF	ON	ON	OFF	$P_{dHSB} \times R_{thHS} + P_{dLSA} \times R_{thHSLS} + T_{amb}$	P <sub>dHSB</sub> x R <sub>thHSLS</sub> + P <sub>dLSA</sub> x R <sub>thLS</sub> + T <sub>amb</sub>	$\begin{array}{c} P_{dHSB} x R_{thHSLS} + P_{dLSA} \\ x R_{thLSLS} + T_{amb} \end{array}$

# 4.1.2 Thermal resistances definition (values according to the PCB heatsink area)

 $R_{thHS} = R_{thHSA} = R_{thHSB} = High Side Chip Thermal Resistance Junction to Ambient (HS<sub>A</sub> or HS<sub>B</sub> in ON state)$ 

 $R_{thLS} = R_{thLSA} = R_{thLSB} = Low Side Chip Thermal Resistance Junction to Ambient$ 

577

Doc ID 16009 Rev 11

 $\mathbf{R_{thHSLS}} = \mathbf{R_{thHSALSB}} = \mathbf{R_{thHSBLSA}} = \mathbf{Mutual\ Thermal\ Resistance\ Junction\ to\ Ambient\ between\ High\ Side\ and\ Low\ Side\ Chips}$ 

 $R_{thLSLS} = R_{thLSALSB}$  = Mutual Thermal Resistance Junction to Ambient between Low Side Chips

## 4.1.3 Thermal calculation in transient mode<sup>(a)</sup>

 $T_{iHSAB} = Z_{thHS} \times P_{dHSAB} + Z_{thHSLS} \times (P_{dLSA} + P_{dLSB}) + T_{amb}$ 

Single pulse thermal impedance definition (values according to the PCB heatsink area).


**Z**<sub>thHS</sub> = High Side Chip Thermal Impedance Junction to Ambient

 $Z_{thLS} = Z_{thLSA} = Z_{thLSB} = Low Side Chip Thermal Impedance Junction to Ambient$ 

 $\mathbf{Z_{thHSLS}} = \mathbf{Z_{thHSABLSA}} = \mathbf{Z_{thHSABLSB}} = \mathbf{Mutual\ Thermal\ Impedance\ Junction\ to\ Ambient\ between\ High\ Side\ and\ Low\ Side\ Chips}$ 

 $\mathbf{Z}_{\text{thLSLS}} = \mathbf{Z}_{\text{thLSALSB}} = \mathbf{M}_{\text{utual Thermal Impedance Junction to Ambient between Low Side Chips}$ 

Figure 18. Detailed chipset configuration



## **Equation 1: pulse calculation formula**

$$\mathbf{Z_{TH\delta}} = \mathbf{R_{TH}} \bullet (\delta + \mathbf{Z_{THtp}}(1 - \delta))$$
where  $\delta = \mathbf{t_p} / \mathbf{T}$ 

57

26/33 Doc ID 16009 Rev 11

a. Calculation is valid in any dynamic operating condition. P<sub>d</sub> values set by user.






Figure 19. PowerSSO-36 HSD thermal impedance junction ambient single pulse








Figure 21. Thermal fitting model of an H-bridge in PowerSSO-36

Table 19. Thermal parameters<sup>(1)</sup>

Area/island (cm <sup>2</sup> )	Footprint	2	8	4L
R1 = R7 (°C/W)	0.4			
R2 = R8 (°C/W)	2			
R3 (°C/W)	8			
R4 (°C/W)	30	16	16	10
R5 (°C/W)	40	22	12	5
R6 (°C/W)	36	28	10	6
R9 = R15 (°C/W)	0.1			
R10 = R16 (°C/W)	3.6			
R11 = R17 (°C/W)	22	14	14	14
R12 = R18 (°C/W)	49	30	30	20
R13 = R19 (°C/W)	52	36	28	16
R14 = R20 (°C/W)	50	32	26	18
R21 = R22 (°C/W)	80	60	50	40
R23 (°C/W)	80	50	45	30
C1 = C7 = C9 = C15 (W.s/°C)	0.0005			
C2 = C8 (W.s/°C)	0.008			
C3 (W.s/°C)	0.09			
C4 (W.s/°C)	0.5	0.8	0.8	0.8
C5 (W.s/°C)	0.8	1.4	2	3
C6 (W.s/°C)	5	6	8	10
C10 = C16 (W.s/°C)	0.009			
C11 = C17 (W.s/°C)	0.07			
C12 = C18 (W.s/°C)	0.45	0.45	0.45	0.6
C13 = C19 (W.s/°C)	0.8	1	1.2	2.5
C14 = C20 (W.s/°C)	4	5	6	8
C21 = C22 = C23 (W.s/°C)	0.01	0.006	0.005	0.005

<sup>1.</sup> The blank space means that the value is the same as the previous one.

28/33 Doc ID 16009 Rev 11

## 5 Package and packing information

# 5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="www.st.com">www.st.com</a>.

ECOPACK® is an ST trademark.

## 5.2 PowerSSO-36 TP package information

Figure 22. PowerSSO-36 TP package dimensions




Table 20. PowerSSO-36 TP mechanical data

Symbol	Millimeters			
	Min.	Тур.	Max.	
Α	2.15	-	2.47	
A2	2.15	-	2.40	
a1	0	-	0.1	
b	0.18	-	0.36	
С	0.23	-	0.32	
D	10.10	-	10.50	
E	7.4	-	7.6	
е	-	0.5	-	
e3	-	8.5	-	
F		2.3		
G	-	-	0.1	
Н	10.1	-	10.5	
h	-	-	0.4	
k	0 deg		8 deg	
L	0.6	-	1	
M		4.3		
N	-	-	10 deg	
0		1.2		
Q		0.8		
S		2.9		
Т		3.65		
U		1.0		
X1	1.85		2.35	
Y1	3		3.5	
X2	1.85		2.35	
Y2	3		3.5	
Х3	4.7	-	5.2	
Y3	3	-	3.5	
Z1		0.4		
Z2		0.4		
		1	1	

30/33 Doc ID 16009 Rev 11

## 5.3 PowerSSO-36 TP packing information

Figure 23. PowerSSO-36 TP tube shipment (no suffix)





Figure 24. PowerSSO-36 TP tape and reel shipment (suffix "TR")



Revision history VNH5050A-E

# 6 Revision history

Table 21. Document revision history

Date	Revision	Description of changes
06-Jul-2009	1	Initial release.
15-Sep-2009	2	Updated Figure 1: Block diagram.
		Updated following tables:
		- Table 2: Block description
		- Table 6: Absolute maximum ratings
		- Table 8: Power section
		- Table 11: Protections and diagnostics
		- Table 12: Current sense (9 V < V <sub>CC</sub> < 18 V)
		- Table 14: Truth table in fault conditions (detected on OUTA)
		Updated Chapter 3: Application information.
		Modified Table 12: Current sense (9 V < V <sub>CC</sub> < 18 V).
02-Dec-2009	3	Updated following tables:
		- Table 8: Power section
		– Table 10: Switching ( $V_{CC}$ = 13 V, $R_{LOAD}$ = 1.5 $\Omega$ )
		- Table 11: Protections and diagnostics
		- Table 12: Current sense (9 V < V <sub>CC</sub> < 18 V)
		Added Chapter 4: Package and PCB thermal data
16-Dec-2009	4	Updated Table 4: Pin definitions and functions
02-Mar-2010	5	Updated Table 14: Truth table in fault conditions (detected on
		OUTA).
30-Apr-2010	6	Updated following tables:
		- Table 10: Switching ( $V_{CC} = 13 \text{ V}, R_{LOAD} = 1.5 \Omega$ )
		Table 11: Protections and diagnostics
30-Jun-2010	7	Updated following tables:
		- Table 7: Thermal data
		- Table 8: Power section
		- Table 12: Current sense (9 V < V <sub>CC</sub> < 18 V)
05-Jul-2010	8	Updated Table 19: Thermal parameters.
19-Oct-2010	9	Updated Table 12: Current sense (9 V < V <sub>CC</sub> < 18 V)
		Updated Section 4.1.3: Thermal calculation in transient mode
		Added Figure 18: Detailed chipset configuration
22-Dec-2011	10	Updated Figure 1: Block diagram
		Added Table 3: Suggested connections for unused and not connected pins
		Table 11: Protections and diagnostics:
		- T <sub>TSD</sub> , T <sub>TR</sub> , T <sub>HYST</sub> : added note
		Updated Figure 9: Waveforms in full-bridge operation and
		Figure 10: Waveforms in full-bridge operation (continued)
19-Sep-2013	11	Updated Disclaimer.

32/33 Doc ID 16009 Rev 11

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 16009 Rev 11