ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage [1]	±7	V
V_{id}	Differential Input Voltage [2]	±2	V
V_{in}	Input Voltage Range [3]	±6	V
T_{oper}	Operating Free Air Temperature Range	-40 to + 85	°C
T_{std}	Storage Temperature	-65 to +150	°C
T_j	Maximum Junction Temperature	150	°C
	Output Short Circuit Duration	[4]	
SO8			
R_{thjc}	Thermal Resistance Junction to Case	28	°C/W
R_{thja}	Thermal Resistance Junction to Ambient Area	175	°C/W
$P_{max.}$	Maximum Power Dissipation (@25°C)	715	mW
SO8 Exposed-Pad			
R_{thjc}	Thermal Resistance Junction to Case	16	°C/W
R_{thja}	Thermal Resistance Junction to Ambient Area	60	°C/W
$P_{max.}$	Maximum Power Dissipation (@25°C)	2000	mW

1. All voltages values, except differential voltage are with respect to network terminal.
2. Differential voltages are non-inverting input terminal with respect to the inverting input terminal.
3. The magnitude of input and output voltages must never exceed V_{CC} +0.3V.
4. An output current limitation protects the circuit from transient currents. Short-circuits can cause excessive heating. Destructive dissipation can result from short circuit on amplifiers.

OPERATING CONDITIONS

| Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	±2.5 to ±6	V
V_{icm}	Common Mode Input Voltage	(V_{CC}) +2 to (V_{CC}^{+}) -1	V

ELECTRICAL CHARACTERISTICS V_{CC} = ±6V, T_{amb} = 25°C (unless otherwise specified).

Symbol	Parameter	Test Condition	Min.	Typ.	Max	Unit
DC PERFORMANCE						
V_{io}	Input Offset Voltage	T_{amb}	-6	-1	6	mV
		$T_{min.} < T_{amb} < T_{max.}$			10	
ΔV_{io}	Differential Input Offset Voltage	T_{amb} = 25°C			6	mV
I_{io}	Input Offset Current	T_{amb}		0.2	3	µA
		$T_{min.} < T_{amb} < T_{max.}$			5	
I_{ib}	Input Bias Current	T_{amb}		5	15	µA
		$T_{min.} < T_{amb} < T_{max.}$			30	
CMR	Common Mode Rejection Ratio	V_{ic} = ±2V, T_{amb}	90	108		dB
		$T_{min.} < T_{amb} < T_{max.}$	70			
SVR	Supply Voltage Rejection Ratio	V_{ic} = ±6V to ±4V, T_{amb}	70	88		dB
		$T_{min.} < T_{amb} < T_{max.}$	50			
I_{CC}	Total Supply Current per Operator	No load, V_{out} = 0		11		mA
DYNAMIC PERFORMANCE and OUTPUT CHARACTERISTICS						
V_{OH}	High Level Output Voltage	I_{out} = 160mA, R_L to GND	4	4.5		V
V_{OL}	Low Level Output Voltage	I_{out} = 160mA, R_L to GND		-4.5	-4	V
A_{VD}	Large Signal Voltage Gain	V_{out} = 7V peak R_L = 25Ω, T_{amb}	6500	11000		V/V
		$T_{min.} < T_{amb} < T_{max.}$	5000			
GBP	Gain Bandwidth Product	A_{VCL} = +11, f = 20MHz R_L = 100Ω	80	130		MHz
SR	Slew Rate	A_{VCL} = +7, R_L = 50Ω	23	40		V/µs
I_{sink} I_{source}	Output Short Circuit Current	V_{id} = ±1V, T_{amb}	±200	±320		mA
		$T_{min.} < T_{amb} < T_{max.}$	±180			
$\Phi M14$	Phase Margin at A_{VCL} = 14dB	R_L = 25Ω//15pF		60		°
$\Phi M6$	Phase Margin at A_{VCL} = 6dB	R_L = 25Ω//15pF		40		°
NOISE AND DISTORTION						
en	Equivalent Input Noise Voltage	f = 100kHz		3		nV/√Hz
in	Equivalent Input Noise Current	f = 100kHz		1.2		pA/√Hz
THD	Total Harmonic Distortion	V_{out} = 4Vpp, f = 100kHz A_{VCL} = -10 R_L = 25Ω//15pF		-69		dB
$HD2_{-10}$	2nd Harmonic Distortion	V_{out} = 4Vpp, f = 100kHz A_{VCL} = -10 Load =25Ω//15pF		-70		dBc
$HD2_{+2}$	2nd Harmonic Distortion	V_{out} = 4Vpp, f = 100kHz A_{VCL} = +2 Load =25Ω//15pF		-74		dBc
$HD3_{-10}$	3rd Harmonic Distortion	V_{out} = 4Vpp, f = 100kHz A_{VCL} = -10 Load =25Ω//15pF		-80		dBc
$HD3_{+2}$	3rd Harmonic Distortion	V_{out} = 4Vpp, f = 100kHz A_{VCL} = +2 Load =25Ω//15pF		-79		dBc
$IM2_{-10}$	2nd Order Intermodulation Product	F1 = 80kHz, F2 = 70kHz V_{out} = 8Vpp, A_{VCL} = -10 Load = 25Ω//15pF		-77		dBc
$IM3_{-10}$	3rd Order Intermodulation Product	F1 = 80kHz, F2 = 70kHz V_{out} = 8Vpp, A_{VCL} = -10 Load = 25Ω//15pF		-77		dBc

THERMAL INFORMATION

The TS613 is housed in an Exposed-Pad plastic package. As described on the figures below, this package uses a leadframe upon which the dice is mounted. This leadframe is exposed as a thermal pad on the underside of the package. The thermal contact is direct with the dice. This thermal path provide an excellent thermal performance.

The thermal pad is electrically isolated from all pins in the package. It can also be soldered to a copper area of the PCB underneath the package. Through these thermal paths within this copper area, heat can be conducted away from the package. In this case, the copper area must be connected to (-Vcc)

Side View

Bottom View

Cross Section View

INTERMODULATION DISTORTION

The curves shown below are the measurements results of a single operator wired as an adder with a gain of 15dB.

The operational amplifier is supplied by a symmetric ±6V and is loaded with 25Ω.

Two synthesizers (Rhode & Schwartz SME) generate two frequencies (tones) (70 & 80kHz ; 180 & 280kHz).

An HP3585 spectrum analyzer measures the spurious level at different frequencies.

The curves are traced for different output levels (the value in the X ax is the value of each tone).

The output levels of the two tones are the same.

The generators and spectrum analyzer are phase locked to enhance measurement precision.

3rd ORDER INTERMODULATION

Gain=15dB, Vcc=±6V, RL=25Ω, 2 tones 70kHz/80kHz

2nd ORDER INTERMODULATION

Gain=15dB, Vcc=±6V, RL=25Ω, 2 tones 180kHz/280kHz, Spurious measurement @100kHz


3rd ORDER INTERMODULATION

Gain=15dB, Vcc=±6V, RL=25Ω, 2 tones 180kHz/280kHz

Closed Loop Gain and Phase vs. Frequency
Gain=+2, Vcc=±6V, RL=25Ω

Closed Loop Gain and Phase vs. Frequency
Gain=+6, Vcc=±6V, RL=25Ω

Closed Loop Gain and Phase vs. Frequency
Gain=+11, Vcc=±6V, RL=25Ω

Equivalent Input Voltage Noise
Gain=+100, Vcc=±6V, no load

Maximum Output Swing
Vcc=±6V, RL=25Ω

Channel Separation (Xtalk) vs. Frequency
XTalk=20Log(V2/V1), Vcc=±6V, RL=25Ω

TYPICAL APPLICATION : TS613 AS DRIVER FOR ADSL LINE INTERFACES

A SINGLE SUPPLY IMPLEMENTATION WITH PASSIVE OR ACTIVE IMPEDANCE MATCHING

by C. PRUGNE

ADSL CONCEPT

Asymmetric Digital Subscriber Line (ADSL), is a new modem technology, which converts the existing twisted-pair telephone lines into access paths for multimedia and high speed data communications.

ADSL transmits more than 8 Mbps to a subscriber, and can reach 1Mbps from the subscriber to the central office. ADSL can literally transform the actual public information network by bringing movies, television, video catalogs, remote CD-ROMs, LANs, and the Internet into homes.

An ADSL modem is connected to a twisted-pair telephone line, creating three information channels: a high speed downstream channel (up to 1.1MHz) depending on the implementation of the ADSL architecture, a medium speed upstream channel (up to 130kHz) and a POTS (Plain Old Telephone Service), split off from the modem by filters.

THE LINE INTERFACE - ADSL Remote Terminal (RT):

The Figure1 shows a typical analog line interface used for ADSL. The upstream and downstream signals are separated from the telephone line by using an hybrid circuit and a line transformer. On this note, the accent will be made on the emission path.

Figure 1 : Typical ADSL Line Interface

The TS613 is used as a dual line driver for the upstream signal.

For the remote terminal it is required to create an ADSL modem easy to plug in a PC. In such an application, the driver should be implemented with a +12 volts single power supply. This +12V supply is available on PCI connector of purchase.

The figure 2 shows a single +12V supply circuit that uses the TS613 as a remote terminal transmitter in differential mode.

Figure 2 : TS613 as a differential line driver with a +12V single supply

The driver is biased with a mid supply (nominaly +6V), in order to maintain the DC component of the signal at +6V. This allows the maximum dynamic range between 0 and +12 V. Several options are possible to provide this bias supply (such as a virtual ground using an operational amplifier), such as a two-resistance divider which is the cheapest solution. A high resistance value is required to limit the current consumption. On the other hand, the current must be high enough to bias the inverting input of the TS613. If we consider this bias current (5μA) as the 1% of the current through the resistance divider (500μA) to keep a stable mid supply, two 47kΩ resistances can be used.

The input provides two high pass filters with a break frequency of about 1.6kHz which is necessary to remove the DC component of the input signal. To avoid DC current flowing in the primary of the transformer, an output capacitor is used. The

1μF capacitance provides a path for low frequencies, the 10nF capacitance provides a path for high end of the spectrum.

In differential mode the TS613 is able to deliver a typical amplitude signal of 18V peak to peak.

The dynamic line impedance is 100Ω. The typical value of the amplitude signal required on the line is up to 12.4V peak to peak. By using a 1:2 transformer ratio the reflected impedance back to the primary will be a quarter (25Ω) and therefore the amplitude of the signal required with this impedance will be the half (6.2 V peak to peak). Assuming the 25Ω series resistance (12.5Ω for both outputs) necessary for impedance matching, the output signal amplitude required is 12.4 V peak to peak. This value is acceptable for the TS613. In this case the load impedance is 25Ω for each driver.

For the ADSL upstream path, a lowpass filter is absolutely necessary to cutoff the higher frequencies from the DAC analog output. In this simple non-inverting amplification configuration, it will be easy to implement a Sallen-Key lowpass filter by using the TS613. For ADSL over POTS, a maximum frequency of 135kHz is reached. For ADSL over ISDN, the maximum frequency will be 276kHz.

INCREASING THE LINE LEVEL BY USING AN ACTIVE IMPEDANCE MATCHING

With passive matching, the output signal amplitude of the driver must be twice the amplitude on the load. To go beyond this limitation an active maching impedance can be used. With this technique it is possible to keep good impedance matching with an amplitude on the load higher than the half of the ouput driver amplitude. This concept is shown in figure3 for a differential line.

Figure 3 : TS613 as a differential line driver with an active impedance matching

Component calculation:
Let us consider the equivalent circuit for a single ended configuration, figure4.

Figure 4 : Single ended equivalent circuit

Let us consider the unloaded system. Assuming the currents through R1, R2 and R3 as respectively:

$$\frac{2Vi}{R1}, \frac{(Vi - Vo°)}{R2} \text{ and } \frac{(Vi + Vo)}{R3}$$

As Vo° equals Vo without load, the gain in this case becomes :

$$G = \frac{Vo(noload)}{Vi} = \frac{1 + \frac{2R2}{R1} + \frac{R2}{R3}}{1 - \frac{R2}{R3}}$$

The gain, for the loaded system will be (1):

$$GL = \frac{Vo(withload)}{Vi} = \frac{1}{2}\frac{1 + \frac{2R2}{R1} + \frac{R2}{R3}}{1 - \frac{R2}{R3}}, (1)$$

As shown in figure5, this system is an ideal generator with a synthesized impedance as the internal impedance of the system. From this, the output voltage becomes:

$$Vo = (ViG) - (RoIout), (2)$$

with Ro the synthesized impedance and Iout the output current. On the other hand Vo can be expressed as:

$$Vo = \frac{Vi\left(1 + \frac{2R2}{R1} + \frac{R2}{R3}\right)}{1 - \frac{R2}{R3}} - \frac{Rs1Iout}{1 - \frac{R2}{R3}}, (3)$$

By identification of both equations (2) and (3), the synthesized impedance is, with Rs1=Rs2=Rs:

$$Ro = \frac{Rs}{1 - \dfrac{R2}{R3}},(4)$$

Figure 5 : Equivalent schematic. Ro is the synthesized impedance

Unlike the level Vo° required for a passive impedance, Vo° will be smaller than 2Vo in our case. Let us write Vo°=kVo with k the matching factor varying between 1 and 2. Assuming that the current through R3 is negligible, it comes the following resistance divider:

$$Ro = \frac{kVoRL}{RL + 2Rs1}$$

After choosing the k factor, Rs will equal to 1/2RL(k-1).

A good impedance matching assumes:

$$Ro = \frac{1}{2}RL,(5)$$

From (4) and (5) it becomes:

$$\frac{R2}{R3} = 1 - \frac{2Rs}{RL},(6)$$

By fixing an arbitrary value for R2, (6) gives:

$$R3 = \frac{R2}{1 - \dfrac{2Rs}{RL}}$$

Finally, the values of R2 and R3 allow us to extract R1 from (1), and it comes:

$$R1 = \frac{2R2}{2\left(1 - \dfrac{R2}{R3}\right)GL - 1 - \dfrac{R2}{R3}},(7)$$

with GL the required gain.

GL (gain for the loaded system)	GL is fixed for the application requirements GL=Vo/Vi=0.5(1+2R2/R1+R2/R3)/(1-R2/R3)
R1	2R2/[2(1-R2/R3)GL-1-R2/R3]
R2 (=R4)	Abritrary fixed
R3 (=R5)	R2/(1-Rs/0.5RL)
Rs	0.5RL(k-1)

CAPABILITIES

The table below shows the calculated components for different values of k. In this case R2=1000Ω and the gain=16dB. The last column displays the maximum amplitude level on the line regarding the TS613 maximum output capabilities (18Vpp diff.) and a 1:2 line transformer ratio.

Active matching					
k	R1 (Ω)	R3 (Ω)	Rs (Ω)	TS613 Output Level to get 12.4Vpp on the line (Vpp diff)	Maximum Line level (Vpp diff)
1.3	820	1500	3.9	8	27.5
1.4	490	1600	5.1	8.7	25.7
1.5	360	2200	6.2	9.3	25.3
1.6	270	2400	7.5	9.9	23.7
1.7	240	3300	9.1	10.5	22.3
Passive matching				12.4	18

MEASUREMENT OF THE POWER CONSUMPTION IN THE ADSL APPLICATION

Conditions:

Passive impedance matching
Transformer turns ratio: 2
Power Supply: 12V
Maximun level required on the line: 12.4Vpp
Maximum output level of the driver: 12.4Vpp
Crest factor: 5.3 (Vp/Vrms)

The TS613 power consumption during emission on 900 and 4550 meter twisted pair telephone lines: **360mW**

PACKAGE MECHANICAL DATA
8 PINS - PLASTIC MICROPACKAGE (SO)

Dim.	Millimeters			Inches		
	Min.	**Typ.**	**Max.**	**Min.**	**Typ.**	**Max.**
A			1.75			0.069
a1	0.1		0.25	0.004		0.010
a2			1.65			0.065
a3	0.65		0.85	0.026		0.033
b	0.35		0.48	0.014		0.019
b1	0.19		0.25	0.007		0.010
C	0.25		0.5	0.010		0.020
c1	45° (typ.)					
D	4.8		5.0	0.189		0.197
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.150		0.157
L	0.4		1.27	0.016		0.050
M			0.6			0.024
S	8° (max.)					

PACKAGE MECHANICAL DATA
8 PINS - PLASTIC MICROPACKAGE (SO Exposed-Pad)

Dim.	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	1.350		1.750	0.053		0.069
A1	0.000		0.250	0.001		0.010
A2	1.100		1.650	0.043		0.065
B	0.330		0.510	0.013		0.020
C	0.190		0.250	0.007		0.010
D	4.800		5.000	0.189		0.197
D1		3.10			0.122	
E	3.800		4.000	0.150		0.157
E1		2.41			0.095	
e		1.270			0.050	
H	5.800		6.200	0.228		0.244
h	0.250		0.500	0.010		0.020
L	0.400		1.270	0.016		0.050
k	0d		8d	0d		8d
ddd			0.100			0.004