Continued from preceding page.

- The CLK and RETURN input pins include built-in malfunction prevention circuits for external pulse noise.
- ENABLE and  $\overline{\text{RESET}}$  pins provided. These are Schmitt trigger inputs with built-in 20 k $\Omega$  (typical) pull-up resistors.
- No noise generation due to the difference between the A and B phase time constants during motor hold since external excitation is used.
- Microstepping operation supported even for small motor currents, since the reference voltage Vref can be set to any value between 0 V and  $1/2V_{CC}2$ .

<Driver Block>

- External excitation PWM drive allows a wide operating supply voltage range ( $V_{CC}1 = 10$  to 45 V) to be used.
- Current detection resistor (0.2  $\Omega$ ) built-in the hybrid IC itself.
- Power MOSFETs adopted for low drive loss
- Provides a motor output drive current of  $I_{OH} = 3.0$  A.

# Specifications

#### Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	V <sub>CC</sub> 1 max	No signal	52	V
Maximum supply voltage 2	V <sub>CC</sub> 2 max	No signal	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub> max	Logic input pins	-0.3 to +7.0	V
Phase output current	I <sub>OH</sub> max	0.5 s, 1 puls, when V <sub>CC</sub> 1 applied. Load: R = 5 $\Omega$ , L = 10 mH for each phase.	4.0	A
Repeatable avalanche	Ear max		38	mJ
Power loss	Pd max	θc-a = 0	25	W
Operating temperature	Tc max		105	°C
Junction temperature	Tj max		150	°C
Storage temperature	Tstg		-40 to +125	°C

#### Allowable Operating Ranges at $Ta = 25^{\circ}C$

Parameter		Conditions	Ratings	Unit
Supply voltage 1	V <sub>CC</sub> 1	With input signals present	10 to 45	V
Supply voltage 2	V <sub>CC</sub> 2	With input signals present	5 ±5%	V
Input voltage	VIH		0 to V <sub>CC</sub> 2	V
Phase driver voltage handling	V <sub>DSS</sub>	Tr1, 2, 3, and 4 (the A, $\overline{A}$ , B, and $\overline{B}$ outputs)	100 (min)	V
Phase current	I <sub>OH</sub> max	Duty 50%	3.0 (max)	A

### Electrical Characteristics at Tc = $25^{\circ}$ C, V<sub>CC</sub>1 = 24 V, V<sub>CC</sub>2 = 5 V

Deremeter	Cumhal	Conditions		Ratings			
Parameter	Symbol	Symbol		typ	max	Unit	
Control supply current	I <sub>CC</sub>	Pin 7, with ENABLE pin held low.		4.5	15	mA	
Output saturation voltage	Vsat	$R_L = 7.5 \Omega (I \approx 3 A)$		1.4	2.6	V	
Average output current	lo ave	Load: R = 3.5 W/L = 3.8 mH For each phase, Vref $\approx$ 0.6 V	0.45	0.50	0.55	A	
FET diode forward voltage	Vdf	If = 1 A		1.2	1.8	V	
[Control Inputs]							
	VIH	Except for the Vref pin	4			V	
Input voltage	V <sub>IL</sub>	Except for the Vref pin			1	V	
Innut ourrent	IIH	Except for the Vref pin	0	1	10	μA	
Input current	ΙL	Except for the Vref pin	125	250	510	μA	
[Vref Input Pin]							
Input voltage	VI	Pin 8	0		2.5	V	
Input current	rrent I <sub>I</sub> Pin 8			1		μA	
[Control Outputs]							
Output voltage	V <sub>OH</sub>	I = -3 mA, pins MOI, MO1, MO2	2.4			V	
Output voltage	V <sub>OL</sub>	I = +3 mA, pins MOI, MO1, MO2			0.4	V	


Continued on next page.

Continued from preceding page.


Parameter	Cumhal	Symbol Conditions -		Ratings					
	Symbol			typ	max	Unit			
[Current Distribution Ratio (A-B)]									
2W1-2, W1-2, 1-2	Vref	$\theta = 1/8$		100		%			
2W1-2, W1-2	Vref	$\theta = 2/8$		92		%			
2W1-2	Vref	$\theta = 3/8$		83		%			
2W1-2, W1-2, 1-2	Vref	$\theta = 4/8$		71		%			
2W1-2	Vref	$\theta = 5/8$		55		%			
2W1-2, W1-2	Vref	$\theta = 6/8$		40		%			
2W1-2	Vref	$\theta = 7/8$		20		%			
2	Vref			100		%			
PWM frequency	fc		37	47	57	kHz			

Note: A constant-voltage power supply must be used. The design target value is shown for the current distribution ratio.

# Internal Block Diagram




# **Test Circuit Diagrams**



 $I_{IH}, I_{IL}$ 


Ioave, Icc, fc



When measuring Io ave: With SW1 set to 'a', Vref = 0.6 V When measuring fc: With SW1 set to 'b', Vref = 0 V When measuring Icc: Set ENABLE low.

#### **Power-on reset**

The application must perform a power-on reset operation when  $V_{CC}^2$  power is first applied to this hybrid IC. Application circuit that used 2W1-2 phase excitation (microstepping operation) mode.




#### **Setting the Motor Current**

The motor current  $I_{OH}$  is set by the Vref voltage on the hybrid IC pin 8. The following formula gives the relationship between  $I_{OH}$  and Vref.

 $I_{OH} = \frac{1}{3} \times \text{Vref/Rs} - \text{Rs}$ : The hybrid IC internal current detection resistor (0.2  $\Omega \pm 3\%$ )

Applications can use motor currents from the current (0.05 to 0.1 A) set by the duty of the frequency set by the oscillator up to the limit of the allowable operating range,  $I_{OH} = 3.0$  A



#### **Function Table**

M2	0	0	1	1		
M1 M3	0	1	0	1	Phase switching clock edge timing	
1	2 phase excitation	1-2 phase excitation	W1-2 phase excitation	2W1-2 phase excitation	Rising edge only	
0	1-2 phase excitation	W1-2 phase excitation	2W1-2 phase excitation	4W1-2 phase excitation	Rising and falling edges	

$\backslash$	Forward	Reverse		ENABLE	Motor current is cut off when low
CWB	0	1		RESET	Active low
$\backslash$	А	Ā	В	B	
Mo1	1	0	0	1	
Mo2	0	0	1	1	

#### **Printed Circuit Board Design Recommendations**


This hybrid IC has two grounds, the PG pins (pins 3 and 4) and the SG pin (pin 22). These are connected internally in the hybrid IC.

Two power supplies are required: a motor drive supply and a 5 V supply for the hybrid IC itself. If the ground connections for these supplies are not good, the motor current waveforms may become unstable, motor noise may increase, and vibration levels may increase. Use appropriate wiring for these grounds. Here we present two methods for implementing these ground connections.

If the grounds for the motor drive supply and the hybrid IC 5 V supply are connected in the immediate vicinity of the power supplies:

- If PG and SG are shorted at the power supply, connect only the PG line to pins 3 and 4 on the hybrid IC. Also, be sure that no problems occur due to voltage drops due to common impedances. In the specifications, this must be  $V_{CC}2 \pm 5\%$ .
- The current waveforms will be more stable if the Vref ground is connected to pin 22.
- For initial values, use 470  $\mu F$  or over for C1 and 10  $\mu F$  or over for C2.


Locate C1 as close to the hybrid IC as possible, and the capacitor ground line must be as short as possible.



If the grounds for the motor drive supply and the hybrid IC 5 V supply are separated:


• Insert a capacitor (C1) of 100  $\mu$ F or over as close as possible to the hybrid IC. The capacitor ground line must be as short as possible.

The capacitor C2 may be included if necessary. Its ground line should also be as short as possible.



## **Functional Description**

External Excitation Chopper Drive Block Description



Since this hybrid IC adopts an external excitation method, no external oscillator circuit is required.

When a high level is input to ØA in the basic driver block circuit shown in the figure and the MOSFET is turned on, the comparator + input will go low and the comparator output will go low. Since a set signal with the PWM period will be input, the Q output will go high, and the MOSFET will be turned on as its initial value.

The current  $I_{ON}$  flowing in the MOSFET passes through L1 and generates a potential difference in Rs. Then, when the Rs potential and the Vref potential become the same, the comparator output will invert, and the reset signal Q output will invert to the low level. Then, the MOSFET will be turned off and the energy stored in L1 will be induced in L2 and the current  $I_{OFF}$  will be regenerated to the power supply. This state will be maintained until the time when an input to the latch circuit set pin occurs.

In this manner, the Q output is turned off and on repeatedly by the reset and set signals, thus implementing constant current control. The resistor and capacitor on the comparator input are spike removal circuit elements and synchronize with the PWM frequency. Since this hybrid IC uses a fixed frequency due to the external excitation method and at the same time also adopts a synchronized PWM technique, it can suppress the noise associated with holding a position when the motor is locked.

Pin No.	Symbol	Function	Pin circuit type		
14	CLK	Phase switching clock	Built-in pull-up resistor CMOS Schmitt trigger input		
15	CWB	Rotation direction setting (CW/CCW)	Built-in pull-up resistor CMOS Schmitt trigger input		
17	RETURN	Forced phase origin return	Built-in pull-up resistor CMOS Schmitt trigger input		
18	ENABLE	Output cutoff	Built-in pull-up resistor CMOS Schmitt trigger input		
9, 10, 11	M1, M2, M3	Excitation mode setting	Built-in pull-up resistor CMOS Schmitt trigger input		
12, 13	M4, M5	Vector locus setting	Built-in pull-up resistor CMOS Schmitt trigger input		
16	RESET	System reset	Built-in pull-up resistor CMOS Schmitt trigger input		
8	Vref	Current setting	Operational amplifier input		

#### Input Pin Functions

## Input Signal Functions and Timing


• CLK (phase switching clock)

Input frequency range: DC to 50 kHz Minimum pulse width: 10  $\mu$ s Duty: 40 to 60% (However, the minimum pulse width takes precedence when M3 is high.) Pin circuit type: Built-in pull-up resistor (20 k $\Omega$ , typical) CMOS Schmitt trigger structure Built-in multi-stage noise rejection circuit

#### Function

-When M3 is high or open: The phase excited (driven) is advanced one step on each CLK rising edge.

-When M3 is low: The phase is advanced one step by both rising and falling edges, for a total of two steps per cycle.



## CLK Input Acquisition Timing (M3 = Low)

• CWB (Method for setting the rotation direction)

Pin circuit type: Built-in pull-up resistor (20 k $\Omega$ , typical) CMOS Schmitt trigger structure Function

—When CWB is low: The motor turns in the clockwise direction.

-When CWB is high: The motor turns in the counterclockwise direction.

Notes: When M3 is low, the CWB input must not be changed for about 6.25 µs before or after a rising or falling edge on the CLK input.

• RETURN (Forcible return to the origin for the currently excited phase)

Pin circuit type: Built-in pull-up resistor (20 k $\Omega$ , typical) CMOS Schmitt trigger structure Built-in noise rejection circuit

Notes: The currently excited (driven) phase can be forcibly moved to the origin by switching this input from low to high. Normally, if this input is unused, it must be left open or connected to V<sub>CC</sub>2.

• ENABLE (Controls the on/off state of the A,  $\overline{A}$ , B, and  $\overline{B}$  excitation drive outputs and selects either operating or hold as the internal state of this hybrid IC.)

Pin circuit type: Built-in pull-up resistor (20 k $\Omega$ , typical) CMOS Schmitt trigger structure

# Function

---When ENABLE is high or open: Normal operating state


--When ENABLE is low: This hybrid IC goes to the hold state and excitation drive output (motor current) is forcibly turned off. In this mode, the hybrid IC system clock is stopped and no inputs other than the reset input have any effect on the hybrid IC state.

• M1, M2, and M3 (Excitation mode and CLK input edge timing selection) Pin circuit type: Built-in pull-up resistor (20 k $\Omega$ , typical) CMOS Schmitt trigger structure


Function:

M2	0	0	1	1		
M1 M3	0	1	0	1	Phase switching clock edge timing	
1	2 phase excitation	1-2 phase excitation	W1-2 phase excitation	2W1-2 phase excitation	Rising edge only	
0	1-2 phase excitation	W1-2 phase excitation	2W1-2 phase excitation	4W1-2 phase excitation	Rising and falling edges	

Valid mode setting timing: Applications must not change the mode in the period 5 µs before or after a CLK signal rising or falling edge.



See page 10 for details on the current division ratio.



• RESET (Resets all parts of the system.)

Pin circuit type: Built-in pull-up resistor (20 kΩ, typical) CMOS Schmitt trigger structure Function

-All circuit states are set to their initial values by setting the RESET pin low. (Note that the pulse width must be at least 10 µs.)

At this time, the A and  $\overline{B}$  phases are set to their origin, regardless of the excitation mode. The output current goes to about 71% after the reset is released.

Notes: When power is first applied to this hybrid IC, Vref must be established by applying a reset. Applications must apply a power on reset when the  $V_{CC}^2$  power supply is first applied.

• Vref (Sets the current level used as the reference for constant-current detection.)

Pin circuit type: Analog input structure

Function

M4

M5

Mode

- -Constant-current control can be applied to the motor excitation current at 100% of the rated current by applying a voltage less than the control system power supply voltage  $V_{CC}^2$  minus 2.5 V.
- -Applications can apply constant-current control proportional to the Vref voltage, with this value of 2.5 V as the upper limit.

#### **Output Pin Functions**

Pin No.	Symbol Function		Pin circuit type		
19 Mol		Phase excitation origin monitor	Standard CMOS structure		
20, 21 Mo1, Mo2		Phase excitation state monitor	Standard CMOS structure		

Output Signal Functions and Timing

• A,  $\overline{A}$ , B, and  $\overline{B}$  (Motor phase excitation outputs) Function

—In the 4 phase and 2 phase excitation modes, a 3.75  $\mu$ s (typical) interval is set up between the A and  $\overline{A}$  and B and  $\overline{B}$  output signal transition times.

• MO1, MO2, and MOI (Phase excitation state monitors) Pin circuit type: Standard CMOS structure

Function

—Output of the current phase excitation output state.

Phase coordinate	Phase A	Phase B	Phase A	Phase B
Mo1	1	0	0	1
Mo2	0	1	0	1

MOI outputs a 0 when each phase is at the origin, and outputs a 1 otherwise.

• Current division ratios set by M3, M4, and M5 ..... Values provided for reference purposes.


	Mode		Circular	1	2	3			
Setting	M3 = 0	M3 = 1	M4 = 1	M4 = 0	M4 = 1	M4 = 1	Units	Number	of steps
Seung	1013 = 0	1013 = 1	M5 = 1	M5 = 0	M5 = 0	M5 = 1			
			14	15	15	13			1/16
		2W1-2	20	25	23	19		1/8	2/16
			31	34	33	28			3/16
		2W1-2	40	44	42	39			2/8
	nt		48	51	49	45			5/16
Current		2W1-2	55	62	57	54		3/8	6/16
division	4W1-2		65	69	65	62	%		7/16
ratio		2W1-2	71	77	71	69		4/8	8/16
			77	82	77	74			9/16
		2W1-2	83	88	85	82		5/8	10/16
			88	92	89	85			11/16
		2W1-2	92	95	95	92		6/8	12/16
			97	98	98	94			13/16
		2W1-2	100	100	100	100		7/8	14/16

[Load conditions]  $V_{cc1} = 24 V_c V_{cc2} = 5 V_c R/L = 35/c$ 

V<sub>CC</sub>1 = 24 V, V<sub>CC</sub>2 = 5 V, R/L = 3.5/3.8mH


Phase States During Excitation Switching

• Excitation phases before and after excitation mode switching <clockwise direction>




A12412


• Excitation phases before and after excitation mode switching <counterclockwise direction>




A12413

Excitation Time and Timing Charts





• CLK rising and falling edge operation



#### **Thermal Design**

<Hybrid IC Average Internal Power Loss Pd>

The main elements internal to this hybrid IC with large average power losses are the current control devices, the regenerative current diodes, and the current detection resistor. Since sine wave drive is used, the average power loss during microstepping drive can be approximated by applying a waveform factor of 0.64 to the square wave loss during 2 phase excitation.

The losses in the various excitation modes are as follows.


- $Pd_{2EX} = (Vsat + Vdf) \cdot \frac{fclock}{2} \cdot I_{OH} \cdot t2 + \frac{I_{OH} \cdot fclock}{2} \cdot (Vsat \cdot t1 + Vdf \cdot t3)$ 2 phase excitation
- $Pd_{1-2EX} = 0.64 \cdot \{(Vsat + Vdf) \cdot \frac{fclock}{4} \cdot I_{OH} \cdot t2 + \frac{I_{OH} \cdot fclock}{4} \cdot (Vsat \cdot t1 + Vdf \cdot t3)\}$ 1-2 phase excitation
- $Pd_{W1-2EX} = 0.64 \cdot \{(Vsat + Vdf) \cdot \frac{fclock}{8} \cdot I_{OH} \cdot t2 + \frac{I_{OH} \cdot fclock}{8} \cdot (Vsat \cdot t1 + Vdf \cdot t3)\}$ W1-2 phase excitation
- $Pd_{2W1-2EX} = 0.64 \cdot \{(Vsat + Vdf) \cdot \frac{fclock}{16} \cdot I_{OH} \cdot t2 + \frac{I_{OH} \cdot fclock}{16} \cdot (Vsat \cdot t1 + Vdf \cdot t3)\}$ 2W1-2 phase excitation
- $Pd_{4W1-2EX} = 0.64 \cdot \{(Vsat + Vdf) \cdot \frac{fclock}{16} \cdot I_{OH} \cdot t2 + \frac{I_{OH} \cdot fclock}{16} \cdot (Vsat \cdot t1 + Vdf \cdot t3)\}$ 4W1-2 phase excitation


Here, t1 and t3 can be determined from the same formulas for all excitation methods.

$$t1 = \frac{-L}{R + 0.48} \cdot \ell \ n \ (1 - \frac{R + 0.48}{V_{CC}1} \cdot I_{OH})$$

$$t3 = \frac{-L}{R} \cdot \ell \ n \ (\frac{V_{CC}1 + 0.48}{I_{OH} \cdot R + V_{CC}1 + 0.48})$$

However, the formula for t2 differs with the excitation method.





Motor Phase Current Model Figure (2 Phase Excitation)

V<sub>CC</sub>1: Supply voltage applied to the motor (V)

fclock: CLK input frequency (Hz)

Vsat: The voltage drop of the power MOSFET and the current detection resistor (V) Vdf: The voltage drop of the body diode and the current detection resistor (V)

IOH: Phase current peak value (A)


t1: Phase current rise time (s)

t2: Constant-current operating time (s) t3: Phase switching current regeneration time (s) L: Motor inductance (H) R: Motor winding resistance (W) <Determining the Size of the Hybrid IC Heat Sink>

Determine  $\theta$ c-a for the heat sink from the average power loss determined in the previous item.

$$\theta c\text{-}a = \frac{Tc \ max - Ta}{Pd_{EX}} \ [^{\circ}C/W] \qquad \qquad Tc \ max: \ \text{Hybrid IC substrate temperature ($^{\circ}C$)} \\ Ta: \ \text{Application internal temperature ($^{\circ}C$)} \\ Pd_{EX}: \ \text{Hybrid IC internal average loss (W)} \\ \end{array}$$

Determine  $\theta$ c-a from the above formula and then size S (in cm<sup>2</sup>) of the heat sink from the graphs shown below. The ambient temperature of the device will vary greatly according to the air flow conditions within the application. Therefore, always verify that the size of the heat sink is adequate to assure that the Hybrid IC back surface (the aluminum plate side) will never exceed a Tc max of 105°C, whatever the operating conditions are.



Next we determine the usage conditions with no heat sink by determining the allowable hybrid IC internal average loss from the thermal resistance of the hybrid IC substrate, namely 18.5 °C/W.  $Pd_{EX} = \frac{105 - 50}{18.5} = 2.9 W$ 

For a Tc max of 105°C at an ambient temperature of 50°C

$$Pd_{EX} = \frac{105 - 40}{18.5} = 3.5 W$$

This hybrid IC can be used with no heat sink as long as it is used at operating conditions below the losses listed above. (See  $\Delta Tc - P_d$  curve in the graph on page 19.)

<Hybrid IC internal power element (MOSFET) junction temperature calculation> The junction temperature, Tj, of each device can be determined from the loss Pds in each transistor and the thermal resistance θj-c.

 $T_i = Tc + \theta_{i-c} \times Pds$  (°C)


Here, we determine Pds, the loss for each transistor, by determining  $Pd_{EX}$  in each excitation mode.


Pds = Pd/4

Since the average loss includes the loss of the current detection resistor, we take that voltage drop into consideration in the calculation.

 $Vsat = I_{OH} \cdot Ron + I_{OH} \cdot Rs$  $Vdf = Vdf + I_{OH} \cdot Rs$ 

The steady-state thermal resistance of a power MOSFET is 5°C/W.





- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 2004. Specifications and information herein are subject to change without notice.