Contents STA510A

Contents

1	Aud	io application circuit3
2	Pin	description4
3	Elec	trical specifications 6
	3.1	Absolute maximum ratings 6
	3.2	Recommended operating conditions 6
	3.3	Thermal data 6
	3.4	Electrical specifications 7
4	Tech	nnical information
	4.1	Logic interface and decode11
	4.2	Protection circuitry
	4.3	Power outputs 12
	4.4	Parallel output / high current operation
	4.5	Output filtering
	4.6	Application circuits
5	Pacl	kage information
	5.1	PowerSO-36 exposed pad up package information
6	Revi	sion history



1 Audio application circuit




Figure 1. TAudio application circuit (dual BTL)



Pin description STA510A

Pin description 2

0 36 1 ☐ GND-SUB V_{CC}Sign [V_{CC}Sign [35 2 OUT2B 3 OUT2B V_{SS} [34 33 4 $V_{CC}2B$ V_{SS} IN2B 32 5 GND2B IN2A 31 6 GND2A IN1B 30 7 ☐ V_{CC}2A IN1A 29 8 OUT2A TH_WAR [28 9 OUT2A 27 FAULT [10 OUT1B TRI-STATE [26 11 OUT1B **PWRDN** 25 12 V_{CC}1B CONFIG [GND1B 24 13 23 GND1A 14 V_L 22 15 V_{DD} [$V_{CC}1A$ 21 16 OUT1A V_{DD} GND-Reg [20 17 OUT1A GND-Clean 19 18 N.C.

Figure 2. Pin connections (top view)

Table 2. Pin list

Pin	Name	Description		
1	GND-SUB	Substrate ground		
2, 3	OUT2B	Output half-bridge 2B		
4	Vcc2B	Positive supply		
5	GND2B	Negative supply		
6	GND2A	Negative supply		
7	Vcc2A	Positive supply		
8, 9	OUT2A	Output half-bridge 2A		
10, 11	OUT1B	Output half-bridge 1B		
12	Vcc1B	Positive supply		
13	GND1B	Negative supply		
14	GND1A	Negative supply		
15	Vcc1A	Positive supply		
16, 17	OUT1A	Output half-bridge 1A		
18	NC	Not connected		

STA510A Pin description

Table 2. Pin list (continued)

Pin	Name	Description	
19	GND-clean	Logical ground	
20	GND-Reg	Ground for regulator V _{DD}	
21, 22	V_{DD}	5-V regulator referred to ground	
23	V_{L}	High logical state setting voltage	
24	CONFIG	Configuration 0: normal operation 1: single BTL (mono) mode, join the pins OUT1A to OUT1B and OUT2A to OUT2B (if IN1A is joined to IN1B and IN2A to IN2B)	
25	PWRDN	Standby (power down): 0: low power consumption mode 1: normal operation	
26	TRI-STATE	High impedance control: 0: all power amplifiers in high-impedance state 1: normal operation	
27	FAULT ⁽¹⁾	Fault advisor: 0: fault detected (short circuit or thermal) 1: normal operation	
28	TH-WAR	Thermal warning advisor: 0: junction temperature = 130 °C 1: normal operation	
29	IN1A	Input of half-bridge 1A	
30	IN1B	Input of half-bridge 1B	
31	IN2A	Input of half-bridge 2A	
32	IN2B	Input of half-bridge 2B	
33, 34	V _{SS}	5-V regulator referred to +V _{CC}	
35, 36	VCCSIGN	Signal positive supply	
-	EP	Exposed pad up	

^{1.} The pin is open collector. To have a high logic value it needs to be pulled up by a resistor.

3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage (pin 4, 7, 12, 15)	44	V
V _{max}	Maximum voltage on pins 23 to 32	5.5	V
P _{tot}	Power dissipation (T _{case} = 70 °C)	21	W
T _{op}	Operating temperature range	90	°C
T _{stg} , T _j	Storage and junction temperature	-40 to 150	°C

3.2 Recommended operating conditions

Table 4. Recommended operating conditions⁽¹⁾

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{cc}	DC supply voltage	10		39.0	V
V_{L}	Input logic reference	2.7	3.3	5.0	V
T _{amb}	Ambient temperature	0		70	°C

^{1.} Performance not guaranteed beyond recommended operating conditions.

3.3 Thermal data

The power dissipated within the device depends primarily on the supply voltage, load impedance and output modulation level. The PowerSO36 package of the STA510A includes an exposed pad or slug on the top of the device to provide a direct thermal path from the die to the heatsink.

Table 5. Thermal data

Symbol	Parameter	Min.	Тур.	Max.	Unit
T _{j-case}	Thermal resistance junction to case (thermal pad)		1	2.5	°C/W
T _{jSD}	Thermal shut-down junction temperature		150		°C
T _{warn}	Thermal warning temperature		130		°C
t _{hSD}	Thermal shutdown hysteresis		25		°C

3.4 Electrical specifications

The results in *Table 6* below are given for the conditions: $V_L = 3.3 \text{ V}$, $V_{CC} = 36 \text{ V}$, $R_L = 8 \Omega$, $f_{sw} = 384 \text{ kHz}$ and $T_{amb} = 25 ^{\circ}\text{C}$ unless otherwise specified. See also *Figure 3*.

Table 6. Electrical specifications

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R_{dsON}	Power P-channel/N-channel MOSFET R _{DS(on)}	ld = 1 A		150	200	mΩ
I _{dss}	Power P-channel/N-channel leakage current				100	μΑ
g _N	Power P-channel R _{DS(on)} matching	Id = 1 A	95			%
g _P	Power N-channel R _{DS(on)} matching	Id = 1 A	95			%
Dt_s	Low current deadtime (static)	See test circuit Figure 3		10	20	ns
Dt_d	High current deadtime (dynamic)	L = 22 μ H, C = 470 nF, R _L = 8 Ω , Id = 3 A, see test circuit <i>Figure 5</i>			50	ns
t _{d ON}	Turn-on delay time	Resistive load, V _{CC} = 30 V			100	ns
t _{d OFF}	Turn-off delay time	Resistive load, V _{CC} = 30 V			100	ns
t _r	Rise time	Resistive load, as Figure 3			25	ns
t _f	Fall time	Resistive load, as Figure 3			25	ns
$V_{\text{IN-High}}$	High level input voltage				V _L /2 + 300 mV	V
V _{IN-Low}	Low level input voltage		V _L /2 – 300 mV			V
I _{IN-H}	High level input current	Pin voltage = V _L		1		μΑ
I _{IN-L}	Low level input current	Pin voltage = 0.3 V		1		μΑ
I _{PWRDN-H}	High level PWRDN pin input current	V _L = 3.3 V		35		μΑ
		V _L = 2.7 V			0.70	
V_{Low}	Low logical state voltage (pins PWRDN, TRISTATE)	V _L = 3.3 V			0.80	V
		V _L = 5.0 V			0.85	
		V _L = 2.7 V	1.50			V
V_{High}	High logical state voltage (pins PWRDN, TRISTATE)	V _L = 3.3 V	1.7			V
	T With the first	V _L = 5.0 V	1.85			V
I _{VCC} -	Supply current from V _{CC} in power down	PWRDN = 0			3	mA
I _{FAULT}	Output current pins FAULT -TH- WARN when FAULT CONDITIONS	V _{PIN} = 3.3 V		1		mA
I _{VCC-hiz}	Supply current from V _{CC} in tri-state	V _{CC} = 30 V, Pin TRI-STATE = 0		22		mA



Table 6. Electrical specifications (continued)

Symbol	Parameter	Parameter Conditions		Тур.	Max.	Unit
I _{VCC}	Supply current from V _{CC} in operation both channel switching)	V _{CC} = 30 V, input pulse width duty cycle = 50%, switching frequency = 384 kHz, no LC filters;		70		mA
I _{SCP}	Short-circuit current limit		5.5	6		Α
V_{UV}	Undervoltage protection threshold			7		V
t _{pw_min}	Output minimum pulse width	No load	25		40	ns
ESD	ESD maximum withstanding voltage range, test condition CDF-AEC-Q100-002-"Human Body Model"			± 1500		V



Table 7. Logic truth table

TRI-STATE	INxA	INxB	Q1	Q2	Q3	Q4	Output mode
0	х	х	OFF	OFF	OFF	OFF	Hi-Z
1	0	0	OFF	OFF	ON	ON	DUMP
1	0	1	OFF	ON	ON	OFF	NEGATIVE
1	1	0	ON	OFF	OFF	ON	POSITIVE
1	1	1	ON	ON	OFF	OFF	Not used

Figure 3. Test circuit for low current deadtime for single-ended applications




Figure 4. Test circuit for high current deadtime for bridge applications






Figure 5. Block diagram for high current dead time for bridge applications

57

10/21 DocID11077 Rev 4

STA510A Technical information

4 Technical information

The STA510A is a dual channel H-bridge that is able to deliver 100 W per channel (into $R_L = 6~\Omega$ with THD = 10% and $V_{CC} = 36~V$) of audio output power very efficiently. It operates in conjunction with a pulse-width modulator driver such as the STA321 or STA309A.

The STA510A converts ternary-, phase-shift- or binary-controlled PWM signals into audio power at the load. It includes a logic interface, integrated bridge drivers, high efficiency MOSFET outputs and thermal and short-circuit protection circuitry. In differential mode (ternary, phase-shift or binary differential), two logic level signals per channel are used to control high-speed MOSFET switches to connect the speaker load to the input supply or to ground in a bridge configuration, according to the damped ternary modulation operation.

In binary mode, both full bridge and half bridge modes are supported. The STA510A includes overcurrent and thermal protection as well as an undervoltage lockout with automatic recovery. A thermal warning status is also provided.

Figure 6. Block diagram of full-bridge DDX® or binary mode





Figure 7. Block diagram of f binary half-bridge mode



4.1 Logic interface and decode

The STA510A power outputs are controlled using one or two logic-level timing signals. In order to provide a proper logic interface, the VL input must operate at the same voltage as the DDX control logic supply.



Technical information STA510A

4.2 Protection circuitry

The STA510A includes protection circuitry for overcurrent and thermal overload conditions. A thermal warning pin (THWARN, pin 28, open drain MOSFET) is activated low when the IC temperature exceeds 130 °C, just in advance of thermal shutdown. When a fault condition is detected an internal fault signal immediately disables the output power MOSFETs, placing both H-bridges in a high-impedance state. At the same time the open-drain MOSFET of pin FAULT (pin 27) is switched on.

There are two possible modes subsequent to activating a fault.

- **Shutdown mode**: with pins FAULT (with pull-up resistor) and TRISTATE separate, an activated fault disables the device, signalling a low at pin FAULT output. The device may subsequently be reset to normal operation by toggling pin TRISTATE from high to low to high using an external logic signal.
- Automatic recovery mode: This is shown in the applications circuits below where pins FAULT and TRISTATE are connected together to a time-constant circuit (R59 and C58). An activated fault forces a reset on pin TRISTATE causing normal operation to resume following a delay determined by the time constant of the circuit. If the fault condition persists, the circuit operation repeats until the fault condition is cleared. An increase in the time constant of the circuit produces a longer recovery interval. Care must be taken in the overall system design not to exceed the protection thesholds under normal operation.

4.3 Power outputs

The STA510A power and output pins are duplicated to provide a low-impedance path for the device bridged outputs. All duplicate power, ground and output pins must be connected for proper operation.

The PWRDN or TRISTATE pin should be used to set all power MOSFETs to the high-impedance state during power-up until the logic power supply, VL, has settled.

4.4 Parallel output / high current operation

When using the DDX mode output, the STA510A outputs can be connected in parallel in order to increase the output current capability to a load. In this configuration the STA510A can provide up to 200 W into a $3-\Omega$ load.

This mode of operation is enabled with the pin CONFIG (pin 24) connected to pin VDD. The inputs are joined so that IN1A = IN1B, IN2A = IN2B and similarly the outputs OUT1A = OUT1B, OUT2A = OUT2B as shown in *Figure 9*.

4.5 Output filtering

A passive 2^{nd} -order filter is used on the STA510A power outputs to reconstruct the analog audio signal. System performance can be significantly affected by the output filter design and choice of passive components. A filter design for 6- or 8- Ω loads is shown in the application circuit of *Figure 8*, and for 4- Ω loads in *Figure 9* and *Figure 10*.


STA510A **Technical information**

Application circuits 4.6

C55 1000 µF L18 22µH VL 23 OUT1A OUT1A PWRDN 25 M2 14 GND1A Protection FAULT 27 C23 470nF 12 VCC1B M5 OUT1B 10 IN1B → VDD 13 VDD 22 VSS 33 Regulators VSS 7 34 L113 22 µH OUT2A OUT2A GND2A GNDREG C108 470nF R104 R102 20 6 M16 OUT2B OUT2B L112 22 uH GNDSUB M14 D00+AU1148B

Figure 8. Typical stereo full bridge configuration for up to 2x 100 W

Figure 9. Typical single BTL configuration for up to 180 W





DocID11077 Rev 4 13/21 Technical information STA510A




Figure 10. Typical quad half-bridge configuration for up to 4x 50 W

Note:

In the above three circuits a PWM modulator as driver is needed.

The power estimations were made using the STA321+STA510A demo board. The peak power duration is for $t \le 1$ s.



STA510A Package information

5 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



DocID11077 Rev 4 15/21

Package information STA510A

5.1 PowerSO-36 exposed pad up package information





STA510A Package information





Figure 12. PowerSO-36 section A-A and B-B package outline

Package information STA510A

Table 8. PowerSO-36 package mechanical data

Dim		mm		
Dim.	Min.	Тур.	Max.	
θ	0°	-	8°	
Θ1	5°	-	10°	
Θ2	0°	-	-	
А	-	-	3.41	
A1	0.30	-	-0.40	
A2	3.10	3.14	3.18	
A3	-	0.2	-	
A4	0.80	-	1.00	
b	0.22	-	0.41	
b1	0.22	-	0.38	
С	0.23	-	0.32	
c1	0.23	0.25	0.29	
D		15.90 BSC		
D1		VARIATION		
D2		-	1.00	
D3	-	5.00	-	
е		0.65 BSC		
E		14.20 BSC		
E1		11.00 BSC		
E2		VARIATION		
E3	-	-	2.90	
h	-	-	1.10	
L	0.80	-	1.10	
L1		1.60 REF		
L2		0.35 BSC		
N		36		
R	0.20	-	-	
R1	0.20	-	-	
S	0.25	0.25 -		



STA510A Package information

Table 9. Tolerance of form and position

Symbol	Databook
aaa	0.10
bbb	0.30
ссс	0.075
ddd	0.25
eee	0.10
999	0.25
Note	1.2

Table 10. Variations

Symbol		Ont		
Symbol	Min.	Тур.	Max.	Opt.
D1	9.40	-	9.80	۸
E2	5.80	-	6.20	A



Revision history STA510A

6 Revision history

Table 11. Document revision history

Date	Revision	Changes
13-Oct-2004	1	Initial release.
11-Mar-2010	2	Updated description and applications circuits
15-Jan-2019	3	Removed the order code STA510A from the device summary table in cover page.
22-Oct2020	4	Updated cover image and package information.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved



DocID11077 Rev 4 21/21