

PIN ASSIGNMENTS

Pin Name	Pin Function	Pin Function
1	RO	Receiver Output. When \overline{RE} is low and if $(A - B) \geq -40\text{mV}$, RO is High. If $(A - B) \leq -200\text{mV}$, RO is low.
2	\overline{RE}	Receiver Output Enable. RO is enabled when \overline{RE} is low. When \overline{RE} is high, RO is high impedance. Drive \overline{RE} high and DE low to enter shutdown mode. \overline{RE} is a hot-swap input.
3	DE	Driver Output Enable. When DE is high, outputs are enabled. When DE is low, outputs are high impedance. Drive DE low and \overline{RE} high to enter shutdown mode. DE is a hot-swap input.
4	DI	Driver Input. With DE high, a low level on DI forces non-inverting output low and inverting output high. Similarly, a high level on DI forces non-inverting output high and inverting output low.
5	GND	Ground
6	A	Non-inverting Receiver Input and Non-inverting Driver Output
7	B	Inverting Receiver Input and Inverting Driver Output
8	Vcc	Positive Supply Vcc. Bypass Vcc to GND with a 0.1 μF capacitor.

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

Supply Voltage (V_{CC})..... + 7.0V
 Input voltage at control input pins (\overline{RE} , DE)... -0.3V to $V_{CC}+0.3V$
 Driver input voltage (DI)-0.3V to $V_{CC}+0.3V$
 Driver output voltage (A, B)+13V
 Receiver output voltage (RO)-0.3V to ($V_{CC} + 0.3V$)
 Receiver input voltage (A, B)+13V
 Package Power Dissipation.....450mW @ $T_A=25^\circ C$
 Maximum Junction Temperature..... 150°C
 8-Pin SOICN θ_{JA} =..... 128.4°C/W
 Storage Temperature.....-65°C to +150°C

RECOMMENDED OPERATING CONDITIONS

$V_{CC}=5V \pm 10\%$, T_{MIN} to T_{MAX} , unless otherwise noted, Typical values are $V_{CC}=5V$ and $T_A=25^\circ C$

Recommended Operating Conditions		Min.	Typ.	Max.	Unit
Supply Voltage, V_{CC}		4.5	5	5.5	V
Input Voltage on A and B pins		-7		12	V
High-level input voltage (DI, DE or \overline{RE}), V_{IH}		2		V_{CC}	V
Low-level input voltage (DI, DE or \overline{RE}), V_{IL}		0		0.8	V
Output Current	Driver	-60		60	mA
	Receiver	-8		8	
Signaling Rate,				20	Mbps
Operating Free Air Temperature, T_A	Industrial Grade (E)	-40		85	°C
Junction Temperature, T_J		-40		150	°C

Note: The least positive (most negative) limit is designated as the maximum value.

ELECTRICAL CHARACTERISTICS

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital Input Signals: DI, DE, RE						
Logic input thresholds		High, V_{IH}	2.0			V
		Low, V_{IL}			0.8	
Logic Input Current		$T_A=25^\circ\text{C}$, after first transition			± 1	μA
Input Hysteresis		$T_A=25^\circ\text{C}$		100		mV
Driver						
Differential Driver Output (VOD)		No Load			V_{CC}	V
Differential Driver Output		$R_L=100\Omega$ (RS422)	2.1		V_{CC}	V
		$R_L=54\Omega$ (RS485)	2.1	2.7	V_{CC}	
Differential Driver Output		$V_{CM}=-7$ to $+12\text{V}$	2.1	2.7	V_{CC}	
Change in Magnitude of Differential Output Voltage (ΔVOD) (Note 1)		$R_L=54$ or 100Ω			± 0.2	V
Driver Common Mode Output Voltage (V_{OC})		$R_L=54$ or 100Ω			3	V
Change in Common Mode Output Voltage (ΔVOC)		$R_L=54$ or 100Ω			± 0.2	V
Driver Short Circuit Current Limit		$-7\text{V} \leq V_{OUT} \leq +12\text{V}$			± 250	mA
Receiver						
Receiver Input Resistance		$-7\text{V} \leq V_{CM} \leq 12\text{V}$	96			K Ω
Input Current (A, B pins)		DE=0, RE=0, $V_{CC}=0$ or 5.5V	$V_{IN}=12\text{V}$		125	μA
			$V_{IN}=-7\text{V}$	-100		
Receiver Differential Threshold (V_A-V_B)		$-7\text{V} \leq V_{CM} \leq 12\text{V}$	-200	-125	-40	mV
Receiver Input Hysteresis				25		mV
Receiver Output Voltage	V_{OH}	$I_{OUT}=-8\text{mA}$, $V_{ID}=-40\text{mV}$	$V_{CC}-1.5$			V
	V_{OL}	$I_{OUT}=8\text{mA}$, $V_{ID}=-200\text{mV}$			0.4	
High-Z Receiver Output Current		$V_{CC}=5.5\text{V}$, $0 \leq V_{OUT} \leq V_{CC}$			± 1	μA
Receiver Output Short Circuit Current		$0\text{V} \leq V_{RO} \leq V_{CC}$			± 95	mA
Supply and Protection						
Supply Current	IQ, Active Mode	No load, DI=0 or V_{CC}		0.30	1	mA
	Shutdown Mode	DE=0, RE= V_{CC} , DI= V_{CC} or 0			1	μA
Thermal Shutdown Temperature		Junction temperature		165		$^\circ\text{C}$
Thermal Shutdown Hysteresis				15		

Notes:

- Change in Magnitude of Differential Output Voltage and Change in Magnitude of Common Mode Output Voltage are the changes in output voltage when DI input changes state.
- The transceivers are put into shutdown by bringing RE high and DE low. If the inputs are in this state for less than 50ns the device does not enter shutdown. If the enable inputs are held in this state for at least 600ns the device is assured to be in shutdown. In this low power mode most circuitry is disabled and supply current is typically 1nA.
- Characterized, not 100% tested

TIMING CHARACTERISTICS

Unless otherwise noted Vcc= +5.0±0.5V, ambient temperature TA from -40 to +85°C

DRIVER CHARACTERISTICS:	Conditions	Min.	Typ.	Max.	Unit
Data Signaling Rate	Duty Cycle 40 to 60%	20			Mbps
Driver Propagation Delay (t_{PHL} , t_{PLH})	$R_L = 54\Omega$, $C_L = 50pF$,		12	20	ns
Driver Output Rise/Fall Time (t_R , t_F)			6	10	ns
Driver Differential Skew ($t_{PLH} - t_{PHL}$)			1	5	ns
Driver Enable to Output High (t_{ZH})	$R_L = 500\Omega$, $C_L = 50pF$,			50	ns
Driver Enable to Output Low (t_{ZL})				50	ns
Driver Disable from Output High (t_{HZ})				50	ns
Driver Disable from Output Low (t_{LZ})				50	ns
Shutdown to Driver Output Valid (t_{ZV})				150	ns

RECEIVER CHARACTERISTICS:	Conditions	Min.	Typ.	Max.	Unit
Data Signaling Rate	Duty Cycle 40 to 60%	20			Mbps
Receiver Propagation Delay (t_{PLH} , t_{PHL})	$C_L=15pF$, $V_{ID}=\pm 2V$,			40	ns
Propagation Delay Skew (t_{PLH} , t_{PHL})			1	5	ns
Receiver Output Rise/Fall Time	$C_L=15pF$			15	ns
Receiver Enable to Output High (t_{ZH})	$C_L=15pF$, $R_i=1k\Omega$			50	ns
Receiver Enable to Output Low (t_{ZL})	$C_L=15pF$, $R_i=1k\Omega$			50	ns
Receiver Disable from Output High (t_{HZ})	$C_L=15pF$, $R_i=1k\Omega$			50	ns
Receiver Disable from Output Low (t_{LZ})	$C_L=15pF$, $R_i=1k\Omega$			50	ns
Shutdown to Receiver Output Valid (t_{ROV})				3500	ns
Time to Shutdown (Note 2,3)		50	200	600	ns


FUNCTION TABLES

Transmitting				
Inputs			Outputs	
\overline{RE}	DE	DI	A	B
X	1	1	1	0
X	1	0	0	1
0	0	X	High-Z	
1	0	X	Shutdown	


Receiving			
Inputs			Output
\overline{RE}	DE	$V_A - V_B$	RO
0	X	$\geq -40mV$	1
0	X	$\leq -200mV$	0
0	X	Open/shorted	1
1	1	X	High-Z
1	0	X	Shutdown

Note: Receiver inputs $-200mV < V_A - V_B < -40mV$, should be considered indeterminate


TYPICAL PERFORMANCE CHARACTERISTICS




Output Current vs Receiver Output Low Voltage




Receiver Output Low Voltage vs Temperature




Output Current vs Receiver Output High Voltage



Receiver Output High Voltage vs Temperature




Driver Output Current vs Differential Output Voltage




Driver Differential Output Voltage vs Temperature


TYPICAL PERFORMANCE CHARACTERISTICS




Output Current vs Driver Output Low Voltage




Driver Output Waveforms High to Low




Output Current vs Driver Output High Voltage




Driver Output Waveform Low to High




No-load Supply Current vs Temperature




Driver and Receiver Hot Swap Performance vs. Vcc




Driver DC Test Circuit



Receiver DC Test Circuit




Driver Propagation Delay Time Test Circuit and Timing Diagram




$$t_{\text{SKEW}} = |t_{\text{PLH}} - t_{\text{PHL}}|$$


Driver Differential Output Test Circuit




Driver Enable and Disable Times Test Circuit and Timing Diagram




Driver Enable and Disable Times Test Circuit and Timing Diagram



Receiver Propagation Delay Test Circuit and Timing Diagram




Receiver Enable and Disable Times Test Circuit




Receiver Enable and Disable Timing Diagram


S1 is open, S2 is closed, S3 = 1.5V




S1 is closed, S2 is open, S3 = -1.5V



S1 is open, S2 is closed, S3 = 1.5V



S1 is closed, S2 is open, S3 = -1.5V



DETAILED DESCRIPTION

SP1486E is an advanced RS485/RS422 transceiver, ideal for PROFIBUS applications. Each device contains one high speed driver and receiver capable of speeds up to 20Mbps with low skew.

The device is designed for reliability in demanding operating conditions. It features a fail-safe circuitry that guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated transmission line with all drivers disabled. Control inputs (DE and \overline{RE}) also feature a hot-swap capability allowing live insertion without error data transfer.

The device operates from a single 5.0V supply. Drivers are output short-circuit current limited. Thermal-shutdown circuitry protects drivers against excessive power dissipation. When activated, the thermal-shutdown circuitry places the driver outputs into a high-impedance state.

PROFIBUS (EN50170 or DIN19245)

The PROFIBUS standard originated in Europe but has spread worldwide as an industrial fieldbus for use in process automation and factory control. There are a number of different implementations, but one of the most widely used is PROFIBUS-DP (Process Field Bus - Distributed Peripherals). DP uses RS485 as its physical layer along with a proprietary data-link layer.

ADVANCED FAIL SAFE

Ordinary RS485 differential receivers will be in an indeterminate state whenever A - B is less than $\pm 200\text{mV}$. This situation can occur whenever the data bus is not being actively driven. The Advanced Failsafe feature of the SP1486E guarantees a logic-high receiver output if the receiver's differential inputs are shorted, open-circuit, or if they are shunted by a termination resistor.

The receiver thresholds of the SP1486E are very precise and offset by at least a 40mV noise margin from ground. This results in a logic-high receiver output at zero volts input differential while maintaining compliance with the EIA/TIA-485 standard of $\pm 200\text{mV}$.

HOT-SWAP CAPABILITY

When a micro-processor or other logic device undergoes its power-up sequence its logic-outputs are typically at high impedance. In this state they are unable to drive the DE and \overline{RE} signals to a defined logic level. During this period, noise, parasitic coupling or leakage from other devices could cause standard CMOS enable inputs to drift to an incorrect logic level.

If circuit boards are inserted into an energized backplane (commonly called "live insertion" or "hot-swap") power may be suddenly applied to all circuits. Without the hot-swap capability, this situation could improperly enable the transceiver's driver or receiver, driving invalid data onto shared busses and possibly causing driver contention or device damage.

The SP1486E contains a special power-on-reset circuit that holds DE low and \overline{RE} high for approximately 10 microseconds. After this initial power-up sequence the hot-swap circuit becomes transparent, allowing for normal, unskewed enable and disable timings.

 $\pm 15\text{KV}$ ESD PROTECTION

ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The driver output and receiver inputs have extra protection against static electricity. Exar uses state of the art structures to protect these pins against ESD of $\pm 15\text{kV}$ without damage. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the SP1486E keeps working without latch-up or damage.

ESD protection can be tested in various ways. The transmitter outputs and receiver inputs of the SP1486E are characterized for protection to the following limits

- $\pm 15\text{kV}$ using the Human Body Model
- $\pm 8\text{kV}$ using the Contact Discharge method specified in IEC 1000-4-2
- $\pm 15\text{kV}$ Air-gap

IEC 1000-4-2

The IEC 1000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The SP1486E helps you design equipment to meet IEC 1000-4-2, without sacrificing board-space and cost for external ESD-protection components.

The major difference between tests done using the Human Body Model and IEC 1000-4-2 is a higher peak current in IEC 1000-4-2. Series resistance is lower in the IEC 1000-4-2 model. Hence, the ESD withstand voltage measured to EC 1000-4-2 is generally lower than that measured using the human body model.

The air-gap test involves approaching the device with a charged probe. The contact discharge method connects the probe to the device before the probe is energized.

MACHINE MODEL

The machine model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. The objective is to emulate the stress caused when I/O pins are contacted by handling equipment during test and assembly.

256 TRANSCEIVERS ON THE BUS

The standard RS485 receiver input impedance is 12k Ω (1 unit load). A standard driver can drive up to 32 unit loads. The SP1486E has only a 1/8th unit load receiver input impedance (96k Ω), thereby allowing eight times as many, up to 256, transceivers to be connected in parallel on a communication line. Any combination of these devices and other RS485 transceivers up to a total of 32 unit loads may be connected to the line.

LOW POWER SHUTDOWN MODE


Low-power shutdown mode is initiated by bringing both \overline{RE} high and DE low simultaneously. While in shutdown devices typically draw only 50nA of supply current. DE and \overline{RE} may be tied together and driven by a single control signal. Devices are guaranteed not to enter shutdown if \overline{RE} is high and DE is low for less than 50ns. If the inputs are in this state for at least 600ns, the parts are shut-down.

Enable times t_{ZH} and t_{ZL} apply when the part is not in low-power shutdown state. Enable times $t_{ZH(SHDN)}$ and $t_{ZL(SHDN)}$ apply when the parts are shut down. The drivers and receivers take longer to become enabled from low-power shutdown mode $t_{ZH(SHDN)}$ and $t_{ZL(SHDN)}$ than from driver/receiver-disable mode (t_{ZH} , t_{ZL}).


DRIVER OUTPUT PROTECTION

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. First, a driver-current limit on the output stage provides immediate protection against short circuits over the whole common-mode voltage range. Second, a thermal-shutdown circuit forces the driver outputs into a high-impedance state if junction temperature becomes excessive.


REVISION HISTORY			
REV	DESCRIPTION	DATE	APP'D
A	DRAWING ORIGINATOR	08/16/05	JL
B	DRAWING FORMAT MODIFICATION	07/19/06	JL
C	CHANGE DRAWING LOGO AND COMPANY NAME	11/16/07	JL



Top View



Side View



Front View

SYMBOLS	JEDEC MS-012			Variation AA		
	DIMENSIONS IN MM (Control Unit)			DIMENSIONS IN INCH (Reference Unit)		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.35	—	1.75	0.053	—	0.069
A1	0.10	—	0.25	0.004	—	0.010
A2	1.25	—	1.65	0.049	—	0.065
b	0.31	—	0.51	0.012	—	0.020
c	0.17	—	0.25	0.007	—	0.010
E	6.00 BSC			0.236 BSC		
E1	3.90 BSC			0.154 BSC		
e	1.27 BSC	—		0.050 BSC	—	
h	0.25	—	0.50	0.010	—	0.020
L	0.40	—	1.27	0.016	—	0.050
L1	1.04 REF			0.041 REF		
L2	0.25 BSC			0.010 BSC		
R	0.07	—	—	0.003	—	—
R1	0.07	—	—	0.003	—	—
0	0°	—	8°	0°	—	8°
01	5°	—	15°	5°	—	15°
02	0°	—	—	0°	—	—
D	4.90 BSC			0.193 BSC		
N	8			8		

		EXAR CORPORATION		
				Packaging Approval:
By: JL	Date: 11/16/07	Drawing No.: 8-PIN SOICN PACKAGE OUTLINE	Revision: C	Sheet: 1 OF 1

ORDERING INFORMATION

Part number	Temperature range	Package Type
SP1486EEN-L	From -40 to +85°C	NSOIC 8 pin
SP1486EEN-L/TR	From -40 to +85°C	NSOIC 8 pin

Note: "/TR" is for tape and reel option.

Reel quantity is 2,500 for NSOIC.

DATE	REVISION	DESCRIPTION
03/08/07	J	Legacy Sipex Datasheet
06/10/09	1.0.0	Convert to Exar format, update ordering information, correct error on Driver Enable Times timing diagram and change revision to 1.0.0
10/07/10	1.0.1	Add Profibus Logo to front page

Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2010 EXAR Corporation

Datasheet October 2010

Send your Interface technical inquiry with technical details to: uarttechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.