

- Three analog comparators (CMP)
- · Voltage reference

Ordering Information ¹

Part Number	Memory		Maximum number of I\O's
	Flash (KB)	SRAM (KB)	
MK21FX512VLQ12	512 KB	128	104
MK21FN1M0VLQ12	1 MB	128	104
MK21FX512VMD12	512 KB	128	104
MK21FN1M0VMD12	1 MB	128	104

1. To confirm current availability of ordererable part numbers, go to http://www.freescale.com and perform a part number search.

Related Resources

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	K20PB ¹
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	K21P144M50SF5RM ¹
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	K21P144M50SF5 ¹
Package drawing	Package dimensions are provided in package drawings.	 LQFP 144-pin: 98ASS23177W¹ MAPBGA 144-pin: 98ASA00222D¹

1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.



Kinetis K21D Family ARM® Cortex™-M4 Memories and Memory Interfaces System Clocks Core Internal Program Phaseand external **RAM** locked loop flash watchdogs Debug Frequency-DSP **DMA** FlexMemory locked loop interfaces Serial programming Low/high Low-leakage Interrupt Floating frequency oscillators controller point wakeup interface Internal reference clocks Human-Machine Communication Interfaces Security Analog **Timers** and Integrity Interface (HMI) 16-bit ADC I²C **FlexTimers** CRC I^2S **GPIO** Carrier Random Analog comparator **USB OTG UART** modulator number LS/FS/HS generator transmitter Programmable USB LS/FS Hardware SPI 6-bit DAC encryption delay block transceiver Periodic 12-bit DAC Tamper USB charger interrupt detect detect timers Voltage Low power USB voltage timer reference regulator Independent real-time clock

Figure 1. K20 block diagram



Table of Contents

1 F	Rati	ings	5			3.4.1	Flas
1	1.1	Therma	I handling ratings5			3.4.2	EzF
1	1.2	Moisture	e handling ratings5			3.4.3	Flex
1	1.3	ESD ha	ndling ratings5		3.5	Security	and and
1	1.4	Voltage	and current operating ratings5			3.5.1	Dry
2 (Ger	neral	6		3.6	Analog.	
2	2.1	AC elec	trical characteristics6			3.6.1	ADO
2	2.2	Nonswit	ching electrical specifications7			3.6.2	CM
		2.2.1	Voltage and current operating requirements7			3.6.3	12-
		2.2.2	LVD and POR operating requirements 8			3.6.4	Volt
		2.2.3	Voltage and current operating behaviors9		3.7	Timers.	
		2.2.4	Power mode transition operating behaviors10		3.8	Commu	ınicat
		2.2.5	Power consumption operating behaviors11			3.8.1	USI
		2.2.6	EMC radiated emissions operating behaviors15			3.8.2	USI
		2.2.7	Designing with radiated emissions in mind 16			3.8.3	USI
		2.2.8	Capacitance attributes			3.8.4	CAI
2	2.3	Switchin	ng specifications16			3.8.5	DSI
		2.3.1	Device clock specifications				rang
		2.3.2	General switching specifications17			3.8.6	DSI
2	2.4	Therma	I specifications18				rang
		2.4.1	Thermal operating requirements18			3.8.7	I2C
		2.4.2	Thermal attributes			3.8.8	UAI
3 F	Peri	ipheral o _l	perating requirements and behaviors20			3.8.9	SDI
3	3.1	Core mo	odules20			3.8.10	I2S
		3.1.1	Debug trace timing specifications	4	Dim	ensions.	
		3.1.2	JTAG electricals20		4.1	Obtainir	ng pa
3	3.2	System	modules23	5	Pino	out	
3	3.3	Clock m	odules23		5.1	K21 Sig	ınal N
		3.3.1	MCG specifications23		5.2	K21 Pin	outs.
		3.3.2	Oscillator electrical specifications	6	Rev	rision His	tory
		3.3.3	32 kHz oscillator electrical characteristics28	7	Cop	yright	
3	3.4	Memorie	es and memory interfaces28	8	Leg	al	

	3.4.1	riasii (rire) electricai specifications	20
	3.4.2	EzPort switching specifications	. 33
	3.4.3	Flexbus switching specifications	34
3.5	Security	and integrity modules	37
	3.5.1	Drylce Tamper Electrical Specifications	.37
3.6	Analog		38
	3.6.1	ADC electrical specifications	.38
	3.6.2	CMP and 6-bit DAC electrical specifications	.42
	3.6.3	12-bit DAC electrical characteristics	44
	3.6.4	Voltage reference electrical specifications	. 47
3.7	Timers		.48
3.8	Commu	nication interfaces	. 48
	3.8.1	USB electrical specifications	. 48
	3.8.2	USB DCD electrical specifications	49
	3.8.3	USB VREG electrical specifications	.49
	3.8.4	CAN switching specifications	50
	3.8.5	DSPI switching specifications (limited voltage	
		range)	.50
	3.8.6	DSPI switching specifications (full voltage	
		range)	.52
	3.8.7	I2C switching specifications	53
	3.8.8	UART switching specifications	. 54
	3.8.9	SDHC specifications	54
	3.8.10	I2S switching specifications	55
Dim	ensions		67
4.1	Obtainin	g package dimensions	67
Pino	out		. 68
5.1	K21 Sign	nal Multiplexing and Pin Assignments	.68
		outs	
		ory	
Cop	yright		. 0
Lea	al		Λ



1 Ratings

1.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	- 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

 Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V_{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

1.4 Voltage and current operating ratings



General

Symbol	Description	Min.	Max.	Unit
V_{DD}	Digital supply voltage	-0.3	3.8	V
I _{DD}	Digital supply current	_	185	mA
V _{DIO}	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	5.5	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
I _D	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
V_{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V
V _{USB0_DP}	USB0_DP input voltage	-0.3	3.63	V
V _{USB0_DM}	USB0_DM input voltage	-0.3	3.63	V
V_{BAT}	RTC battery supply voltage	-0.3	3.8	V

^{1.} Analog pins are defined as pins that do not have an associated general purpose I/O port function.

2 General

2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

All digital I/O switching characteristics assume:

- 1. output pins
 - have $C_L=30pF$ loads,
 - are configured for fast slew rate (PORTx_PCRn[SRE]=0), and
 - are configured for high drive strength (PORTx_PCRn[DSE]=1)
- 2. input pins
 - have their passive filter disabled (PORTx_PCRn[PFE]=0)



2.2 Nonswitching electrical specifications

2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	3.6	V	
V_{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
V _{SS} – V _{SSA}	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{BAT}	RTC battery supply voltage	1.71	3.6	V	
V _{IH}	Input high voltage				
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.71 V ≤ V _{DD} ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.71 V ≤ V _{DD} ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I _{ICDIO}	Digital pin (except Tamper pins) negative DC injection current — single pin	-5	_	mA	1
	• V _{IN} < V _{SS} -0.3V				
I _{ICAIO}	Analog ² , EXTAL, and XTAL pin DC injection current — single pin				3
		_		mA	
	• V _{IN} < V _{SS} -0.3V (Negative current injection)	-5	_		
	V _{IN} > V _{DD} +0.3V (Positive current injection)	_	+5		
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of				
	positive injection currents of 16 contiguous pins	-25	_	mA	
	Negative current injection	_	+25		
	Positive current injection				
V _{ODPU}	Open drain pullup voltage level	V_{DD}	V _{DD}	V	4
V_{RAM}	V _{DD} voltage required to retain RAM	1.2	_	V	
V_{RFVBAT}	V _{BAT} voltage required to retain the VBAT register file	V _{POR_VBAT}	_	V	

All 5 V tolerant digital I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} is less than V_{DIO_MIN}, a current limiting resistor is required. If V_{IN} greater than V_{DIO_MIN} (=VSS-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. The negative DC injection current limiting resistor is calculated as R=(V_{DIO_MIN}-V_{IN})/II_{ICDIO}I.



General

- 2. Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- 3. All analog pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is less than V_{AIO_MIN} or greater than V_{AIO_MAX}, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{AIO_MIN}-V_{IN})/II_{ICAIO}I. The positive injection current limiting resistor is calculated as R=(V_{IN}-V_{AIO_MAX})/I I_{ICAIO}I. Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
- 4. Open drain outputs must be pulled to VDD.

2.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V _{LVW1H}	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V _{LVW2H}	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V _{LVW3H}	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V _{LVW4H}	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	80	_	mV	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V _{LVW1L}	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V _{LVW2L}	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V _{LVW3L}	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V _{LVW4L}	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	60	_	mV	
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

1. Rising threshold is the sum of falling threshold and hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR_VBAT}	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	



2.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Тур	Max.	Unit	Notes
V _{OH}	Output high voltage — high drive strength					
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -8 \text{mA}$	V _{DD} – 0.5	_	_	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -3mA	V _{DD} – 0.5	_	_	V	
	Output high voltage — low drive strength					
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -2\text{mA}$	V _{DD} – 0.5	_	_	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -0.6mA	V _{DD} – 0.5	_	_	V	
I _{OHT}	Output high current total for all ports	_	_	100	mA	
V _{OH_Tamper}	Output high voltage — high drive strength	V _{BAT} – 0.5			V	
	• $2.7 \text{ V} \le \text{V}_{BAT} \le 3.6 \text{ V}, \text{I}_{OH} = -10 \text{mA}$	V _{BAT} – 0.5	_	_	V	
	• 1.71 V ≤ V _{BAT} ≤ 2.7 V, I _{OH} = -3mA		_	_		
	Output high voltage — low drive strength	V _{BAT} – 0.5			V	
	• 2.7 V ≤ V _{BAT} ≤ 3.6 V, I _{OH} = -2mA	V _{BAT} – 0.5	_	_	V	
	• 1.71 V ≤ V _{BAT} ≤ 2.7 V, I _{OH} = -0.6mA		_	_		
I _{OH_Tamper}	Output high current total for Tamper pins	_	_	100	mA	
V _{OL}	Output low voltage — high drive strength					1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 9\text{mA}$	_	_	0.5	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 3mA	_	_	0.5	V	
	Output low voltage — low drive strength					
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 2\text{mA}$	_	_	0.5	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 0.6mA	_	_	0.5	V	
I _{OLT}	Output low current total for all ports	_	_	100	mA	
V _{OL_Tamper}	Output low voltage — high drive strength			0.5	V	
	• $2.7 \text{ V} \le \text{V}_{BAT} \le 3.6 \text{ V}, \text{I}_{OL} = 10 \text{mA}$	_	_	0.5	V	
	• 1.71 V \leq V _{BAT} \leq 2.7 V, I _{OL} = 3mA	_	_			
	Output low voltage — low drive strength			0.5	V	
	• $2.7 \text{ V} \le \text{V}_{BAT} \le 3.6 \text{ V}, \text{I}_{OL} = 2\text{mA}$	_	_	0.5	V	
	• 1.71 V \leq V _{BAT} \leq 2.7 V, I _{OL} = 0.6mA	-	_			
I _{OL_Tamper}	Output low current total for Tamper pins	_	_	100	mA	
I _{IND}	Input leakage current, digital pins • $V_{SS} \le V_{IN} \le V_{IL}$					² , 3
	All digital pins	_	0.002	0.5	μΑ	



Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Тур	Max.	Unit	Notes
	• V _{IN} = V _{DD}					
	All digital pins except PTD7	_	0.002	0.5	μA	
	• PTD7	_	0.004	1	μA	
I _{IND}	Input leakage current, digital pins • V _{IL} < V _{IN} < V _{DD}					2
	• V _{DD} = 3.6 V	_	18	26	μA	
	• V _{DD} = 3.0 V	_	12	19	μ Α	
	• V _{DD} = 2.5 V	_	8	13	μ Α	
	• V _{DD} = 1.7 V	_	3	6	μA	
I _{IND}	Input leakage current, digital pins					
	• V _{DD} < V _{IN} < 5.5 V	_	1	50	μΑ	
I _{IN_Tamper}	Input leakage current (per Tamper pin) for full temperature range	_	_	1	μA	
I _{IN_Tamper}	Input leakage current (per Tamper pin) at 25°C	_	_	0.025	μA	
l _{OZ}	Hi-Z (off-state) leakage current (per pin)	_	_	0.25	μA	
I _{OZ_Tamper}	Hi-Z (off-state) leakage current (per Tamper pin)	_	_	0.25	μA	
R _{PU}	Internal pullup resistors (except Tamper pins)	20	35	50	kΩ	4
R _{PD}	Internal pulldown resistors (except Tamper pins)	20	35	50	kΩ	5

^{1.} Open drain outputs must be pulled to V_{DD}.

2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz

^{2.} Measured at VDD=3.6V

^{3.} Internal pull-up/pull-down resistors disabled.

^{4.} Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}

^{5.} Measured at V_{DD} supply voltage = V_{DD} min and V_{DD} in a voltage = V_{DD}



Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	_	300	μs	
	• VLLS0 → RUN	_	183	μs	
	• VLLS1 → RUN	_	183	μs	
	• VLLS2 → RUN	_	105	μs	
	• VLLS3 → RUN	_	105	μs	
	• LLS → RUN	_	5.0	μs	
	VLPS → RUN	_	4.4	μs	
	• STOP → RUN	_	4.4	μs	

2.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	_	_	See note	mA	1
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash • @ 1.8V • @ 3.0V		33.57 33.51	36.2 36.1	mA mA	2
I _{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash • @ 1.8V • @ 3.0V • @ 25°C • @ 125°C	_ _ _	46.36 46.31 57.4	50.1 49.9 —	mA mA mA	3, 4
I _{DD_WAIT}	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	18.2	_	mA	2
I _{DD_WAIT}	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	_	7.2	_	mA	5



Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	1.21	_	mA	6
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	1.88	_	mA	7
I _{DD_VLPW}	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	_	0.80	_	mA	8
I _{DD_STOP}	Stop mode current at 3.0 V					
	• @ -40 to 25°C	_	0.528	2.25	mA	
	• @ 70°C	_	1.6	8	mA	
	• @ 105°C	_	5.2	20	mA	
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V					
	• @ -40 to 25°C	_	78	700	μΑ	
	• @ 70°C	_	498	2400	μΑ	
	• @ 105°C	_	1300	3600	μΑ	
I _{DD_LLS}	Low leakage stop mode current at 3.0 V					
	• @ -40 to 25°C	_	5.1	15	μΑ	
	• @ 70°C	_	28	80	μA	
	• @ 105°C	_	124	300	μA	
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V					
	• @ -40 to 25°C	_	3.1	7.5	μΑ	
	• @ 70°C	_	14.5	45	μA	
	• @ 105°C	_	63.5	195	μΑ	
I _{DD_VLLS2}	Very low-leakage stop mode 2 current at 3.0 V					
	• @ -40 to 25°C	_	2.0	5	μA	
	• @ 70°C	_	6.9	32	μA	
	• @ 105°C	_	30	112	μΑ	
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V					
	• @ -40 to 25°C	_	1.25	2.1	μΑ	
	• @ 70°C	_	6.5	18.5	μΑ	
	• @ 105°C	_	37	108	μA	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled					
	• @ -40 to 25°C	_	0.745	1.65	μA	
	• @ 70°C	_	6.03	18	μΑ	
	• @ 105°C	_	37	108	μA	



Table 6. Power consumption	operating behaviors	(continued)
----------------------------	---------------------	-------------

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	• @ -40 to 25°C	_	0.268	1.25	μΑ	
	• @ 70°C	_	3.7	15	μA	
	• @ 105°C	_	22.9	95	μΑ	
I _{DD_VBAT}	Average current with RTC and 32kHz disabled at 3.0 V					
	• @ -40 to 25°C	_	0.19	0.22	μΑ	
	• @ 70°C	_	0.49	0.64	μΑ	
	• @ 105°C	_	2.2	3.2	μA	
I _{DD_VBAT}	Average current when CPU is not accessing RTC registers					9
	• @ 1.8V					
	• @ -40 to 25°C	_	0.68	0.8	μA	
	• @ 70°C	_	1.2	1.56	μA	
	• @ 105°C	_	3.6	5.3	μA	
	• @ 3.0V				F	
	• @ -40 to 25°C	_	0.81	0.96	μA	
	• @ 70°C	_	1.45	1.89	μA	
	• @ 105°C	_	4.3	6.33	μ A	

- The analog supply current is the sum of the active or disabled current for each of the analog modules on the device.
 See each module's specification for its supply current.
- 120 MHz core and system clock, 60 MHz bus 40 Mhz and FlexBus clock, and 24 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
- 3. 120 MHz core and system clock, 60 MHz bus and FlexBus clock, and 24 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.
- 4. Max values are measured with CPU executing DSP instructions.
- 5. 25 MHz core and system clock, 25 MHz bus clock, and 12.5 MHz FlexBus and flash clock. MCG configured for FEI mode.
- 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Includes 32kHz oscillator current and RTC operation.

2.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

• MCG in PEE mode at greater than 100 MHz frequencies



General

- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFE




Figure 3. Run mode supply current vs. core frequency






Figure 4. VLPR mode supply current vs. core frequency

2.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	23	dΒμV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	27	dΒμV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	28	dΒμV	
V _{RE4}	Radiated emissions voltage, band 4	500-1000	14	dΒμV	
V _{RE_IEC}	IEC level	0.15-1000	K	_	2, 3

Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits -Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic



General

- application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2. $V_{DD} = 3.3 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $f_{OSC} = 12 \,^{\circ}\text{MHz}$ (crystal), $f_{SYS} = 96 \,^{\circ}\text{MHz}$, $f_{BUS} = 48 \,^{\circ}\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

2.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	_	7	pF
C _{IN_D}	Input capacitance: digital pins	_	7	pF

2.3 Switching specifications

2.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode	9	-		
f _{SYS}	System and core clock	_	120	MHz	
f _{SYS_USB}	System and core clock when Full Speed USB in operation	20	_	MHz	
f _{BUS}	Bus clock	_	60	MHz	
FB_CLK	FlexBus clock	_	50	MHz	
f _{FLASH}	Flash clock	_	25	MHz	
f _{LPTMR}	LPTMR clock	_	25	MHz	
	VLPR mode ¹				
f _{SYS}	System and core clock	_	4	MHz	
f _{BUS}	Bus clock	_	4	MHz	



Table 9.	Device	clock s	pecifications	(continued))
----------	--------	---------	---------------	-------------	---

Symbol	Description	Min.	Max.	Unit	Notes
FB_CLK	FlexBus clock	_	4	MHz	
f _{FLASH}	Flash clock	_	0.8	MHz	
f _{ERCLK}	External reference clock	_	16	MHz	
f _{LPTMR_pin}	LPTMR clock	_	25	MHz	
f _{LPTMR_ERCLK}	LPTMR external reference clock	_	16	MHz	
f _{FlexCAN_ERCLK}	FlexCAN external reference clock	_	8	MHz	
f _{I2S_MCLK}	I2S master clock	_	12.5	MHz	
f _{I2S_BCLK}	I2S bit clock	_	4	MHz	

^{1.} The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

2.3.2 General switching specifications

These general purpose specifications apply to all pins configured for:

- GPIO signaling
- Other peripheral module signaling not explicitly stated elsewhere

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	_	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	16	_	ns	3
	External reset pulse width (digital glitch filter disabled)	100	_	ns	3
	Mode select (EZP_CS) hold time after reset deassertion	2	_	Bus clock cycles	
	Port rise and fall time (high drive strength)				4
	Slew disabled				
	• 1.71 ≤ V _{DD} ≤ 2.7V	_	12	ns	
	• 2.7 ≤ V _{DD} ≤ 3.6V	_	6	ns	
	Slew enabled				
	• 1.71 ≤ V _{DD} ≤ 2.7V	_	36	ns	
	• 2.7 ≤ V _{DD} ≤ 3.6V	_	24	ns	



Table 10. General switching specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	Port rise and fall time (low drive strength)				5
	Slew disabled				
	• 1.71 ≤ V _{DD} ≤ 2.7V	_	12	ns	
	• $2.7 \le V_{DD} \le 3.6V$	_	6	ns	
	Slew enabled				
	• 1.71 ≤ V _{DD} ≤ 2.7V	_	36	ns	
	• 2.7 ≤ V _{DD} ≤ 3.6V	_	24	ns	

- 1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75 pF load
- 5. 15 pF load

2.4 Thermal specifications

2.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T _A	Ambient temperature	-40	105	°C

2.4.2 Thermal attributes

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
Single-layer (1s)	R _{eJA}	Thermal resistance, junction to ambient (natural convection)	45	48	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance,	36	29	°C/W	1



Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
		junction to ambient (natural convection)				
Single-layer (1s)	R _{eJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	36	38	°C/W	1
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	30	25	°C/W	1
_	$R_{\theta JB}$	Thermal resistance, junction to board	24	16	°C/W	2
_	R _{eJC}	Thermal resistance, junction to case	9	9	°C/W	3
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	2	2	°C/W	4

Notes

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.



3 Peripheral operating requirements and behaviors

3.1 Core modules

3.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T _{cyc}	Clock period	Frequency dep to 50	MHz	
T _{wl}	Low pulse width	2	_	ns
T _{wh}	High pulse width	2	_	ns
T _r	Clock and data rise time	_	3	ns
T _f	Clock and data fall time	_	3	ns
T _s	Data setup	3	_	ns
T _h	Data hold	2	_	ns




Figure 5. TRACE_CLKOUT specifications




Figure 6. Trace data specifications



3.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	25	
	Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	20	_	ns
	Serial Wire Debug	10	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	2.6	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid		17	ns
J12	TCLK low to TDO high-Z		17	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 14. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
	Serial Wire Debug	0	40	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	_	ns
	Serial Wire Debug	12.5	_	ns



Table 14. JTAG full voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	0	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	_	ns
J11	TCLK low to TDO data valid	_	22.1	ns
J12	TCLK low to TDO high-Z	_	22.1	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 7. Test clock input timing




Figure 8. Boundary scan (JTAG) timing

22

Kinetis K21F Sub-Family Data Sheet, Rev4, 11/2014.






Figure 9. Test Access Port timing




Figure 10. TRST timing

3.2 System modules

There are no specifications necessary for the device's system modules.

3.3 Clock modules



3.3.1 MCG specifications

Table 15. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}		frequency (slow clock) — nominal VDD and 25 °C	_	32.768	_	kHz	
f _{ints_t}	Internal reference user trimmed	Internal reference frequency (slow clock) — user trimmed			39.0625	kHz	
I _{ints}	Internal reference	(slow clock) current	_	20	_	μΑ	
$\Delta_{ ext{fdco_res_t}}$		med average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1
$\Delta f_{dco_res_t}$		med average DCO output voltage and temperature — ly	_	± 0.2	± 0.5	%f _{dco}	1
Δf_{dco_t}		trimmed average DCO output Itage and temperature	_	± 0.5	± 2	%f _{dco}	1,2
Δf_{dco_t}	Total deviation of frequency over fixer range of 0–70°C	_	± 0.3	± 1	%f _{dco}	1	
f _{intf_ft}	Internal reference factory trimmed at	_	4	_	MHz		
f _{intf_t}	Internal reference trimmed at nomina	3	_	5	MHz		
I _{intf}	Internal reference	_	25	_	μΑ		
f _{loc_low}	Loss of external clock minimum frequency — RANGE = 00		(3/5) x f _{ints_t}	_	_	kHz	
f _{loc_high}	Loss of external cl RANGE = 01, 10,	lock minimum frequency — or 11	(16/5) x f _{ints_t}	_	_	kHz	
		FI	LL	1			•
f _{fll_ref}	FLL reference free	quency range	31.25	_	39.0625	kHz	
f _{dco}	DCO output frequency range	Low range (DRS=00) 640 × f _{fll_ref}	20	20.97	25	MHz	3, 4
		Mid range (DRS=01) 1280 × f _{fll_ref}	40	41.94	50	MHz	-
		Mid-high range (DRS=10)	60	62.91	75	MHz	
		1920 × f _{fll_ref}	00	00.00	400	N 41 1	-
		High range (DRS=11) 2560 × f _{fll_ref}	80	83.89	100	MHz	
f _{dco_t_DMX3}	DCO output frequency	Low range (DRS=00) $732 \times f_{\text{fil_ref}}$	_	23.99	_	MHz	5, 6
		Mid range (DRS=01) $1464 \times f_{fll_ref}$	_	47.97	_	MHz	
		Mid-high range (DRS=10)	_	71.99	_	MHz	1



Symbol	Description		Min.	Тур.	Max.	Unit	Notes
		2197 × f _{fll_ref}					
		High range (DRS=11)	_	95.98	_	MHz	
		$2929 \times f_{fll_ref}$					
J _{cyc_fll}	FLL period jitter		_	180	_	ps	
	 f_{DCO} = 48 M f_{DCO} = 98 M 		_	150	_		
t _{fll_acquire}	FLL target frequer	ncy acquisition time	_	_	1	ms	7
		PI	LL				
f _{vco}	VCO operating fre	quency	48.0	_	120	MHz	
I _{pll}	PLL operating cur • PLL @ 96 M 2 MHz, VDI	_	1060	_	μΑ	8	
I _{pll}	PLL operating cur • PLL @ 48 M 2 MHz, VDI	_	600	_	μА	8	
f _{pll_ref}	PLL reference free	quency range	2.0	_	4.0	MHz	
J _{cyc_pll}	PLL period jitter (F	RMS)					9
	• f _{vco} = 48 MH	łz	_	120	_	ps	
	• f _{vco} = 120 M	Hz	_	75	_	ps	
J _{acc_pll}	PLL accumulated	jitter over 1µs (RMS)					9
	• f _{vco} = 48 MH	łz	_	1350	_	ps	
	• f _{vco} = 120 M	Hz	_	600	_	ps	
D _{lock}	Lock entry frequer	ncy tolerance	± 1.49	_	± 2.98	%	
D _{unl}	Lock exit frequence	y tolerance	± 4.47	_	± 5.97	%	
t _{pll_lock}	Lock detector dete	ection time	_	_	150 × 10 ⁻⁶ + 1075(1/ f _{pll_ref})	S	10

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. 2 V <= VDD <= 3.6 V.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco} t) over voltage and temperature should be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



3.3.2 Oscillator electrical specifications

3.3.2.1 Oscillator DC electrical specifications Table 16. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	_	3.6	V	
I _{DDOSC}	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	600	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I _{DDOSC}	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	7.5	_	μΑ	
	• 4 MHz	_	500	_	μA	
	• 8 MHz (RANGE=01)	_	650	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3.25	_	mA	
	• 32 MHz	_	4	_	mA	
C _x	EXTAL load capacitance	_	_	_		2, 3
Су	XTAL load capacitance	_	_	_		2, 3
R _F	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R_S	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					



Table 16.	Oscillator DC electrical	specifications	(continued)	
-----------	--------------------------	----------------	-------------	--

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
		_	0	_	kΩ	
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	

- 1. V_{DD} =3.3 V, Temperature =25 °C, Internal capacitance = 20 pf
- 2. See crystal or resonator manufacturer's recommendation
- 3. C_x, C_y can be provided by using either the integrated capacitors or by using external components.
- 4. When low power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

3.3.2.2 Oscillator frequency specifications Table 17. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)	_	_	50	MHz	1, 2
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.



Peripheral operating requirements and behaviors

- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

3.3.3 32 kHz oscillator electrical characteristics

3.3.3.1 32 kHz oscillator DC electrical specifications Table 18. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{BAT}	Supply voltage	1.71	_	3.6	V
R _F	Internal feedback resistor	_	100	_	ΜΩ
C _{para}	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V _{pp} ¹	Peak-to-peak amplitude of oscillation	_	0.6	_	V

^{1.} When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

3.3.3.2 32 kHz oscillator frequency specifications Table 19. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal	_	32.768	_	kHz	
t _{start}	Crystal start-up time	_	1000	_	ms	1
V _{ec_extal32}	Externally provided input clock amplitude	700	_	V_{BAT}	mV	2, 3

- 1. Proper PC board layout procedures must be followed to achieve specifications.
- 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of V_{SS} to V_{BAT}.

3.4 Memories and memory interfaces



3.4.1 Flash (FTFE) electrical specifications

This section describes the electrical characteristics of the FTFE module.

3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 20. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm8}	Program Phrase high-voltage time	_	7.5	18	μs	
t _{hversscr}	Erase Flash Sector high-voltage time	_	13	113	ms	1
t _{hversblk128k}	Erase Flash Block high-voltage time for 128 KB	_	104	904	ms	1
t _{hversblk512k}	Erase Flash Block high-voltage time for 512 KB		416	3616	ms	1

^{1.} Maximum time based on expectations at cycling end-of-life.

3.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk128k}	128 KB data flash	_	_	0.5	ms	
t _{rd1blk512k}	512 KB program flash	_	_	1.8	ms	
t _{rd1sec4k}	Read 1s Section execution time (4 KB flash)	_	_	100	μs	1
t _{pgmchk}	Program Check execution time	_	_	95	μs	1
t _{rdrsrc}	Read Resource execution time	_	_	40	μs	1
t _{pgm8}	Program Phrase execution time	_	90	150	μs	
	Erase Flash Block execution time					2
t _{ersblk128k}	128 KB data flash	_	110	925	ms	
t _{ersblk512k}	512 KB program flash	_	435	3700	ms	
t _{ersscr}	Erase Flash Sector execution time	_	15	115	ms	2
t _{pgmsec1k}	Program Section execution time (1KB flash)	_	5	_	ms	
	Read 1s All Blocks execution time					
t _{rd1allx}	FlexNVM devices	_	_	2.2	ms	
t _{rdonce}	Read Once execution time	_	_	30	μs	1
t _{pgmonce}	Program Once execution time		90	_	μs	
t _{ersall}	Erase All Blocks execution time		870	7400	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_	_	30	μs	1



Table 21. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Swap Control execution time					
t _{swapx01}	control code 0x01	_	200	_	μs	
t _{swapx02}	control code 0x02	_	90	150	μs	
t _{swapx04}	control code 0x04	_	90	150	μs	
t _{swapx08}	control code 0x08	_	_	30	μs	
	Program Partition for EEPROM execution time					
t _{pgmpart32k}	32 KB EEPROM backup	_	70	_	ms	
t _{pgmpart128k}	128 KB EEPROM backup	_	75	_	ms	
	Set FlexRAM Function execution time:					
t _{setramff}	Control Code 0xFF	_	70	_	μs	
t _{setram32k}	32 KB EEPROM backup	_	0.8	1.2	ms	
t _{setram64k}	64 KB EEPROM backup	_	1.3	1.9	ms	
t _{setram128k}	128 KB EEPROM backup	_	2.4	3.1	ms	
t _{eewr8bers}	Byte-write to erased FlexRAM location execution time	_	175	275	μs	3
	Byte-write to FlexRAM execution time:					
t _{eewr8b32k}	32 KB EEPROM backup	_	385	1700	μs	
t _{eewr8b64k}	64 KB EEPROM backup	_	475	2000	μs	
t _{eewr8b128k}	128 KB EEPROM backup	_	650	2350	μs	
t _{eewr16bers}	16-bit write to erased FlexRAM location execution time	_	175	275	μs	
	16-bit write to FlexRAM execution time:					
t _{eewr16b32k}	32 KB EEPROM backup	_	385	1700	μs	
t _{eewr16b64k}	64 KB EEPROM backup	_	475	2000	μs	
t _{eewr16b128k}	128 KB EEPROM backup	_	650	2350	μs	
t _{eewr32bers}	32-bit write to erased FlexRAM location execution time	_	360	550	μs	
	32-bit write to FlexRAM execution time:					
t _{eewr32b32k}	32 KB EEPROM backup	_	630	2000	μs	
t _{eewr32b64k}	64 KB EEPROM backup	_	810	2250	μs	
t _{eewr32b128k}	128 KB EEPROM backup	_	1200	2650	μs	

^{1.} Assumes 25MHz or greater flash clock frequency.

30

^{2.} Maximum times for erase parameters based on expectations at cycling end-of-life.

^{3.} For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.



3.4.1.3 Flash high voltage current behaviors Table 22. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	_	3.5	7.5	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

3.4.1.4 Reliability specifications

Table 23. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes		
	Program Flash							
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	_	years			
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	_	years			
n _{nvmcycp}	Cycling endurance	10 K	50 K	_	cycles	2		
	Data Flas	sh			•			
t _{nvmretd10k}	Data retention after up to 10 K cycles	5	50	_	years			
t _{nvmretd1k}	Data retention after up to 1 K cycles	20	100	_	years			
n _{nvmcycd}	Cycling endurance	10 K	50 K	_	cycles	2		
	FlexRAM as El	EPROM	•					
t _{nvmretee100}	Data retention up to 100% of write endurance	5	50	_	years			
t _{nvmretee10}	Data retention up to 10% of write endurance	20	100	_	years			
n _{nvmcycee}	Cycling endurance for EEPROM backup	20 K	50 K	_	cycles	2		
	Write endurance					3		
n _{nvmwree16}	EEPROM backup to FlexRAM ratio = 16	70 K	175 K	_	writes			
n _{nvmwree128}	EEPROM backup to FlexRAM ratio = 128	630 K	1.6 M	_	writes			
n _{nvmwree512}	EEPROM backup to FlexRAM ratio = 512	2.5 M	6.4 M	_	writes			
n _{nvmwree2k}	EEPROM backup to FlexRAM ratio = 2,048	10 M	25 M	_	writes			
n _{nvmwree4k}	EEPROM backup to FlexRAM ratio = 4,096	20 M	50 M	_	writes			

Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

^{2.} Cycling endurance represents number of program/erase cycles at -40°C \leq T_i \leq 125°C.

^{3.} Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.



3.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFE to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes_subsystem =
$$\frac{\text{EEPROM} - 2 \times \text{EEESPLIT} \times \text{EEESIZE}}{\text{EEESPLIT} \times \text{EEESIZE}} \times \text{Write_efficiency} \times n_{\text{nvmcycee}}$$

where

- Writes_subsystem minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with the Program Partition command
- EEESPLIT FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write_efficiency
 - 0.25 for 8-bit writes to FlexRAM
 - 0.50 for 16-bit or 32-bit writes to FlexRAM
- $n_{nvmcycee}$ EEPROM-backup cycling endurance






Figure 11. EEPROM backup writes to FlexRAM

3.4.2 EzPort switching specifications

Table 24. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	_	f _{SYS} /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	_	f _{SYS} /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t _{EZP_CK}	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid	_	18	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns






Figure 12. EzPort Timing Diagram

3.4.3 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	20	_	ns	
FB2	Address, data, and control output valid	_	11.5	ns	1
FB3	Address, data, and control output hold	0.5	_	ns	1
FB4	Data and FB_TA input setup	8.5	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

Table 25. Flexbus limited voltage range switching specifications

Kinetis K21F Sub-Family Data Sheet, Rev4, 11/2014.

^{1.} Specification is valid for all FB_AD[31:0], FB_BE/BWEn, FB_CSn, FB_OE, FB_R/W,FB_TBST, FB_TSIZ[1:0], FB_ALE, and FB_TS.



2. Specification is valid for all FB_AD[31:0] and $\overline{\text{FB}_\text{TA}}$.

Table 26. Flexbus full voltage range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	1/FB_CLK	_	ns	
FB2	Address, data, and control output valid	_	13.5	ns	1
FB3	Address, data, and control output hold	0	_	ns	1
FB4	Data and FB_TA input setup	13.7	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

^{1.} Specification is valid for all FB_AD[31:0], FB_BE/BWEn, FB_CSn, FB_OE, FB_R/W,FB_TBST, FB_TSIZ[1:0], FB_ALE, and FB_TS.

^{2.} Specification is valid for all FB_AD[31:0] and $\overline{\text{FB}}$ TA.



Peripheral operating requirements and behaviors




Figure 13. FlexBus read timing diagram

36






Figure 14. FlexBus write timing diagram

3.5 Security and integrity modules

3.5.1 Drylce Tamper Electrical Specifications

Information about security-related modules is not included in this document and is available only after a nondisclosure agreement (NDA) has been signed. To request an NDA, please contact your local Freescale sales representative.



3.6 Analog

3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 27 and Table 28 are achievable on the differential pins ADCx_DP0, ADCx_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

3.6.1.1 16-bit ADC operating conditions Table 27. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V_{DDA}	Supply voltage	Absolute	1.71	_	3.6	V	_
ΔV_{DDA}	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA})	-100	0	+100	mV	2
ΔV_{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA})	-100	0	+100	mV	2
V_{REFH}	ADC reference voltage high		1.13	V_{DDA}	V_{DDA}	V	
V _{REFL}	ADC reference voltage low		V _{SSA}	V _{SSA}	V _{SSA}	V	
V_{ADIN}	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	_
		All other modes	VREFL	_	VREFH		
C _{ADIN}	Input	16-bit mode	_	8	10	pF	_
	capacitance	8-bit / 10-bit / 12-bit modes	_	4	5		
R _{ADIN}	Input series resistance		_	2	5	kΩ	_
R _{AS}	Analog source	13-bit / 12-bit modes					3
	resistance (external)	f _{ADCK} < 4 MHz	_	_	5	kΩ	
f _{ADCK}	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	18.0	MHz	4
f _{ADCK}	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C _{rate}	ADC conversion	≤ 13-bit modes					5
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	

Table continues on the next page...



Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
		Continuous conversions enabled, subsequent conversion time					
C _{rate}	ADC conversion	16-bit mode					5
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

Table 27. 16-bit ADC operating conditions (continued)

- 1. Typical values assume $V_{DDA} = 3.0 \text{ V}$, Temp = 25 °C, $f_{ADCK} = 1.0 \text{ MHz}$, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 15. ADC input impedance equivalency diagram

3.6.1.2 16-bit ADC electrical characteristics



Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current		0.215	_	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t _{ADACK} =
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	1/f _{ADACh}
f _{ADACK}	CIOCK SOUICE	• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter for	r sample time	es			
TUE	Total	12-bit modes	_	±4	±6.8	LSB ⁴	5
	unadjusted error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non-	12-bit modes	_	±0.7	-1.1 to	LSB ⁴	5
	linearity	• <12-bit modes	_	±0.2	+1.9 -0.3 to 0.5		
INL	Integral non-	12-bit modes	_	±1.0	-2.7 to	LSB ⁴	5
	linearity	• <12-bit modes	_	±0.5	+1.9		
		- CIZ-bit modes		10.5	-0.7 to +0.5		
E _{FS}	Full-scale error	12-bit modes	_	-4	-5.4	LSB ⁴	V _{ADIN} =
		<12-bit modes	_	-1.4	-1.8		V _{DDA} ⁵
EQ	Quantization	16-bit modes	_	-1 to 0	_	LSB ⁴	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	Effective	16-bit differential mode				bits	6
	number of bits	• Avg = 32	12.8	14.5		bits	
		• Avg = 4	11.9	13.8	_	2.10	
					_	bits	
		16-bit single-ended mode				bits	
		• Avg = 32	12.2	13.9	_		
		• Avg = 4	11.4	13.1	_		
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	2 × ENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode				dB	7
	distortion	• Avg = 32	_	-94	_		
						dB	
		16-bit single-ended mode	_	-85	_		
		• Avg = 32					
SFDR	Spurious free	16-bit differential mode	00	0.5	_	dB	7
	dynamic range	• Avg = 32	82	95		dВ	
		16-bit single-ended mode	78	90		dB	
		To-bit single-ended mode	/ 0	90	1		[

Table continues on the next page...



Table 28.	16-bit ADC characteristics (VDEEU = VDDA	VDEEL = VCCA) (continued)
i abic 20.	10-bit ADO characteristics (VREEH - VNNA:	ABEEL - AGGV	, (Continued)

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
		• Avg = 32					
E _{IL}	Input leakage error			$I_{ln} \times R_{AS}$		mV	I _{In} = leakage current (refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V _{TEMP25}	Temp sensor voltage	25 °C	706	716	726	mV	8

- 1. All accuracy numbers assume the ADC is calibrated with $V_{\text{REFH}} = V_{\text{DDA}}$
- 2. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.

Typical ADC 16-bit Differential ENOB vs ADC Clock

- 4. $1 LSB = (V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz

12.00

15.00
14.70
14.40
14.10
13.80
13.20
12.90
12.60
12.30

Hardware Averaging Disabled Averaging of 4 samples Averaging of 8 samples

Figure 16. Typical ENOB vs. ADC_CLK for 16-bit differential mode

ADC Clock Frequency (MHz)

9

10






Figure 17. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

3.6.2 CMP and 6-bit DAC electrical specifications

Table 29. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V_{DD}	Supply voltage	1.71	_	3.6	V
I _{DDHS}	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μA
I _{DDLS}	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μA
V _{AIN}	Analog input voltage	V _{SS} - 0.3	_	V _{DD}	V
V _{AIO}	Analog input offset voltage	_	_	20	mV
V _H	Analog comparator hysteresis ¹				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V _{CMPOh}	Output high	V _{DD} - 0.5	_	_	V
V_{CMPOI}	Output low	_	_	0.5	V
t _{DHS}	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t _{DLS}	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay ²	_	_	40	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	_	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB ³
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB



- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD}-0.6 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3. $1 LSB = V_{reference}/64$




Figure 18. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)






Figure 19. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

3.6.3 12-bit DAC electrical characteristics

3.6.3.1 12-bit DAC operating requirements Table 30. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V_{DDA}	Supply voltage	1.71	3.6	V	
V _{DACR}	Reference voltage	1.13	3.6	V	1
C _L	Output load capacitance	_	100	pF	2
ΙL	Output load current	_	1	mA	

- 1. The DAC reference can be selected to be V_{DDA} or V_{REFH} .
- 2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.



3.6.3.2 12-bit DAC operating behaviors Table 31. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA_DACL}	Supply current — low-power mode	_	_	150	μΑ	
I _{DDA_DACH}	Supply current — high-speed mode	_	_	700	μΑ	
t _{DACLP}	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t _{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode		15	30	μs	1
t _{CCDACLP}	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V _{dacoutl}	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	1	_	100	mV	
V_{dacouth}	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V _{DACR} -100	_	V _{DACR}	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — $V_{DACR} > 2$ V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V _{DACR} = VREF_OUT		_	±1	LSB	4
V _{OFFSET}	Offset error	_	±0.4	±0.8	%FSR	5
E _G	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V _{DDA} ≥ 2.4 V	60	_	90	dB	
T _{CO}	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T _{GE}	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
A _C	Offset aging coefficient	_	_	100	μV/yr	
Rop	Output resistance (load = $3 \text{ k}\Omega$)	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	 High power (SP_{HP}) 	1.2	1.7	_		
	• Low power (SP _{LP})	0.05	0.12	_		
СТ	Channel to channel cross talk	_	_	-80	dB	
BW	3dB bandwidth				kHz	
	High power (SP _{HP})	550	_	_		
	• Low power (SP _{LP})	40				

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV 3. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 4. The DNL is measured for 0 + 100 mV to V_{DACR} -100 mV with V_{DDA} > 2.4 V 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} 100 mV



6. $V_{DDA} = 3.0 \text{ V}$, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_C0:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 20. Typical INL error vs. digital code






Figure 21. Offset at half scale vs. temperature

3.6.4 Voltage reference electrical specifications

Table 32. VREF full-range operating requirements

Symbol	Description	Min.	Min. Max.		Notes
V_{DDA}	Supply voltage	1.71	3.6	V	_
T _A	Temperature		emperature he device	°C	_
C _L	Output load capacitance	100		nF	1, 2

- 1. C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.
- 2. The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.



Table 33. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim at nominal V _{DDA} and temperature=25C	1.1915	1.195	1.1977	V	1
V _{out}	Voltage reference output — factory trim	1.1584	_	1.2376	V	1
V _{out}	Voltage reference output — user trim	1.193	_	1.197	V	1
V _{step}	Voltage reference trim step	_	0.5	_	mV	1
V_{tdrift}	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	1
I _{bg}	Bandgap only current	_	_	80	μA	1
ΔV_{LOAD}	Load regulation				μV	1, 2
	• current = ± 1.0 mA	_	200	_		
T _{stup}	Buffer startup time	_	_	100	μs	_
V_{vdrift}	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

^{1.} See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

Table 34. VREF limited-range operating requirements

	Symbol	Description	Min.	Max.	Unit	Notes
Γ	T _A	Temperature	0	50	°C	_

Table 35. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V_{out}	Voltage reference output with factory trim	1.173	1.225	V	

3.7 Timers

See General switching specifications.

3.8 Communication interfaces

^{2.} Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load



3.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.

NOTE

The MCGFLLCLK does not meet the USB jitter specifications for certification.

3.8.2 USB DCD electrical specifications Table 36. USB0 DCD electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{DP_SRC}	USB_DP source voltage (up to 250 μA)	0.5	_	0.7	V
V _{LGC}	Threshold voltage for logic high	0.8	_	2.0	V
I _{DP_SRC}	USB_DP source current	7	10	13	μΑ
I _{DM_SINK}	USB_DM sink current	50	100	150	μA
R _{DM_DWN}	D- pulldown resistance for data pin contact detect	14.25	_	24.8	kΩ
V _{DAT_REF}	Data detect voltage	0.25	0.33	0.4	V

3.8.3 USB VREG electrical specifications

Table 37. USB VREG electrical specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	_	5.5	V	
I _{DDon}	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	125	186	μΑ	
I _{DDstby}	Quiescent current — Standby mode, load current equal zero	_	1.1	10	μΑ	
I _{DDoff}	Quiescent current — Shutdown mode VREGIN = 5.0 V and temperature=25 °C Across operating voltage and temperature		650 —	4	nA μA	
I _{LOADrun}	Maximum load current — Run mode	_	_	120	mA	
I _{LOADstby}	Maximum load current — Standby mode	_	_	1	mA	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) > 3.6 V					

Table continues on the next page...



Table 37. USB VREG electrical specifications (continued)

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Run mode	3	3.3	3.6	V	
	Standby mode	2.1	2.8	3.6	V	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	_	3.6	V	2
C _{OUT}	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	_	100	mΩ	
I _{LIM}	Short circuit current	_	290	_	mA	

^{1.} Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.

3.8.4 CAN switching specifications

See General switching specifications.

3.8.5 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 38. Master mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	30	MHz	
DS1	DSPI_SCK output cycle time	2 x t _{BUS}	_	ns	
DS2	DSPI_SCK output high/low time	(t _{SCK} /2) - 2	(t _{SCK} /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{BUS} x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{BUS} x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	

Table continues on the next page...

^{2.} Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I_{Load}.



Table 38. Master mode DSPI timing (limited voltage range) (continued)

Num	Description	Min.	Max.	Unit	Notes
DS7	DSPI_SIN to DSPI_SCK input setup	15	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
- 2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].




Figure 22. DSPI classic SPI timing — master mode

Table 39. Slave mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		15	MHz
DS9	DSPI_SCK input cycle time	4 x t _{BUS}	_	ns
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 2	(t _{SCK} /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	17.4	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	16	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	16	ns






Figure 23. DSPI classic SPI timing — slave mode

3.8.6 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	15	MHz	
DS1	DSPI_SCK output cycle time	4 x t _{BUS}	_	ns	
DS2	DSPI_SCK output high/low time	(t _{SCK} /2) - 4	(t _{SCK/2)} + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{BUS} x 2) –	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{BUS} x 2) –	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	20.5	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

Table 40. Master mode DSPI timing (full voltage range)

^{1.} The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

^{2.} The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].

^{3.} The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].






Figure 24. DSPI classic SPI timing — master mode

Table 41. Slave mode DSPI timing (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	7.5	MHz
DS9	DSPI_SCK input cycle time	8 x t _{BUS}	_	ns
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 4	(t _{SCK/2)} + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	20	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	19	ns




Figure 25. DSPI classic SPI timing — slave mode



3.8.7 I²C switching specifications

See General switching specifications.

3.8.8 UART switching specifications

See General switching specifications.

3.8.9 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface. The following timing specifications assume a load of 50 pF.

Table 42. SDHC switching specifications

Num	Symbol	Description	Min.	Max.	Unit
		Operating voltage	1.71	3.6	V
		Card input clock			
SD1	fpp	Clock frequency (low speed)	0	400	kHz
	fpp	Clock frequency (SD\SDIO full speed\high speed)	0	25\50	MHz
	fpp	Clock frequency (MMC full speed\high speed)	0	20\50	MHz
	f _{OD}	Clock frequency (identification mode)	0	400	kHz
SD2	t _{WL}	Clock low time	7	_	ns
SD3	t _{WH}	Clock high time	7	_	ns
SD4	t _{TLH}	Clock rise time	_	3	ns
SD5	t _{THL}	Clock fall time	_	3	ns
		SDHC output / card inputs SDHC_CMD, SDHC_DAT	(reference to	SDHC_CLK)	
SD6	t _{OD}	SDHC output delay (output valid)	-5	8.3	ns
		SDHC input / card inputs SDHC_CMD, SDHC_DAT	reference to	SDHC_CLK)	
SD7	t _{ISU}	SDHC input setup time	5	_	ns
SD8	t _{IH}	SDHC input hold time	0	_	ns






Figure 26. SDHC timing

3.8.10 I²S switching specifications

This section provides the AC timings for the I²S in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity (TCR[TSCKP] = 0, RCR[RSCKP] = 0) and a non-inverted frame sync (TCR[TFSI] = 0, RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (I2S_BCLK) and/or the frame sync (I2S_FS) shown in the figures below.

Num Description Min. Max. Unit Operating voltage 2.7 3.6 V I2S_MCLK cycle time S1 40 I2S_MCLK pulse width high/low S2 45% MCLK period 55% S3 I2S_BCLK cycle time 80 ns I2S_BCLK pulse width high/low BCLK period **S4** 45% 55% S₅ I2S_BCLK to I2S_FS output valid 15 ns I2S_BCLK to I2S_FS output invalid S₆ 0 ns S7 I2S_BCLK to I2S_TXD valid 15 ns I2S_BCLK to I2S_TXD invalid S8 0 ns I2S_RXD/I2S_FS input setup before I2S_BCLK S9 15 ns S10 I2S_RXD/I2S_FS input hold after I2S_BCLK 0

Table 43. I²S master mode timing






Figure 27. I²S timing — master mode

Table 44. I²S slave mode timing

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S11	I2S_BCLK cycle time (input)	80	_	ns
S12	I2S_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_FS input setup before I2S_BCLK	4.5	_	ns
S14	I2S_FS input hold after I2S_BCLK	2	_	ns
S15	I2S_BCLK to I2S_TXD/I2S_FS output valid	_	18	ns
S16	I2S_BCLK to I2S_TXD/I2S_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_BCLK	4.5	_	ns
S18	I2S_RXD hold after I2S_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹		21	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear






Figure 28. I²S timing — slave modes

3.8.10.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Characteristic Min. Unit Num. Max. Operating voltage 1.71 3.6 ٧ S1 I2S_MCLK cycle time 40 S2 I2S_MCLK (as an input) pulse width high/low 45% 55% MCLK period S3 I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) 80 S4 I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low 45% 55% **BCLK** period **S5** I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ 15 ns I2S_RX_FS output valid S6 I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ -1 ns I2S_RX_FS output invalid S7 I2S_TX_BCLK to I2S_TXD valid 15 ns S8 I2S_TX_BCLK to I2S_TXD invalid 0 ns S9 I2S_RXD/I2S_RX_FS input setup before 20.5 ns I2S_RX_BCLK S10 I2S_RXD/I2S_RX_FS input hold after 0 ns I2S_RX_BCLK

Table 45. I2S/SAI master mode timing






Figure 29. I2S/SAI timing — master modes

Table 46. I2S/SAI slave mode timing

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	5.8	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	23.5	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	5.8	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid1	_	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear






Figure 30. I2S/SAI timing — slave modes

3.8.10.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 47. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid		_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK		_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns






Figure 31. I2S/SAI timing — master modes

Table 48. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	width high/low 45% 55% MCLK period		MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK		_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_		ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK		_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹	_	72	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear






Figure 32. I2S/SAI timing — slave modes

3.8.10.3 Ordering parts

3.8.10.3.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK21 and MK21

3.8.10.4 Part identification

3.8.10.4.1 **Description**

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

3.8.10.4.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

3.8.10.4.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):



Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
K##	Kinetis family	• K21
А	Key attribute	 D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU
М	Flash memory type	N = Program flash onlyX = Program flash and FlexMemory
FFF	Program flash memory size	 32 = 32 KB 64 = 64 KB 128 = 128 KB 256 = 256 KB 512 = 512 KB 1M0 = 1 MB 2M0 = 2 MB
R	Silicon revision	 Z = Initial (Blank) = Main A = Revision after main
Т	Temperature range (°C)	 V = -40 to 105 C = -40 to 85
PP	Package identifier	 FM = 32 QFN (5 mm x 5 mm) FT = 48 QFN (7 mm x 7 mm) LF = 48 LQFP (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) MP = 64 MAPBGA (5 mm x 5 mm) LK = 80 LQFP (12 mm x 12 mm) LL = 100 LQFP (14 mm x 14 mm) MC = 121 MAPBGA (8 mm x 8 mm) DC = 121 XFBGA (8 mm x 8 mm x 0.5 mm) LQ = 144 LQFP (20 mm x 20 mm) MD = 144 MAPBGA (13 mm x 13 mm)
СС	Maximum CPU frequency (MHz)	 5 = 50 MHz 7 = 72 MHz 10 = 100 MHz 12 = 120 MHz 15 = 150 MHz 16 = 168 MHz 18 = 180 MHz
N	Packaging type	R = Tape and reel(Blank) = Trays

3.8.10.4.4 Example

This is an example part number:

MK21FN1M0VMD10

62

Kinetis K21F Sub-Family Data Sheet, Rev4, 11/2014.

Freescale Semiconductor, Inc.



3.8.10.4.5 Small package marking

In an effort to save space, small package devices use special marking on the chip. These markings have the following format:

Q##CFTPP

This table lists the possible values for each field in the part number for small packages (not all combinations are valid):

Field	Description	Values
Q	Qualification status	M = Fully qualified, general market flow P = Prequalification
##	Kinetis family	• 2# = K21/K22
С	Speed	• H = 120 MHz
F	Flash memory configuration	K = 512 KB + Flex1 = 1 MB
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	 LL = 100 LQFP MC = 121 MAPBGA LQ = 144 LQFP MD = 144 MAPBGA DC = 121 XFBGA

This tables lists some examples of small package marking along with the original part numbers:

Original part number	Alternate part number
MK21FN1M0VLQ12	M21H1VLQ
MK21FX512VMD12	M21HKVMD

3.8.10.5 Terminology and guidelines

3.8.10.5.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

3.8.10.5.1.1 Example

This is an example of an operating requirement:



Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	0.9	1.1	V

3.8.10.5.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.8.10.5.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/ pulldown current	10	130	μΑ

3.8.10.5.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.8.10.5.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

3.8.10.5.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.




3.8.10.5.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	-0.3	1.2	V

3.8.10.5.5 Result of exceeding a rating



3.8.10.5.6 Relationship between ratings and operating requirements



3.8.10.5.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

• Never exceed any of the chip's ratings.

Kinetis K21F Sub-Family Data Sheet, Rev4, 11/2014.



- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8.10.5.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

3.8.10.5.8.1 Example 1


This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

3.8.10.5.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:





3.8.10.5.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	°C
V_{DD}	3.3 V supply voltage	3.3	V

4 Dimensions

4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number	
144-pin LQFP	98ASS23177W	

Table continues on the next page...



Pinout

If you want the drawing for this package	Then use this document number
144-pin MAPBGA	98ASA00222D
169-pin MAPBGA	98ASA00628D

5 Pinout

5.1 K21 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

NOTE

- The analog input signals ADC0_DP2 and ADC0_DM2 on PTE2 and PTE3 are available only for K21 and K22 devices and are not present on K10 and K20 devices.
- The TRACE signals on PTE0, PTE1, PTE2, PTE3, and PTE4 are available only for K11, K12, K21, and K22 devices and are not present on K10 and K20 devices.
- If the VBAT pin is not used, the VBAT pin should be left floating. Do not connect VBAT pin to VSS.
- The FTM_CLKIN signals on PTB16 and PTB17 are available only for K11, K12, K21, and K22 devices and is not present on K10 and K20 devices. For K22D devices this signal is on ALT7, and for K22F devices, this signal is on ALT4.
- The FTM0_CH2 signal on PTC5/LLWU_P9 is available only for K11, K12, K21, and K22 devices and is not present on K10 and K20 devices.
- The I2C0_SCL signal on PTD2/LLWU_P13 and I2C0_SDA signal on PTD3 are available only for K11, K12, K21, and K22 devices and are not present on K10 and K20 devices.

144 MAP BGA	144 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
D3	1	PTE0	ADC1_SE4a	ADC1_SE4a	PTE0	SPI1_PCS1	UART1_TX	SDHC0_D1	TRACE_ CLKOUT	I2C1_SDA	RTC_ CLKOUT	



144 MAP BGA	144 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
D2	2	PTE1/ LLWU_P0	ADC1_SE5a	ADC1_SE5a	PTE1/ LLWU_P0	SPI1_SOUT	UART1_RX	SDHC0_D0	TRACE_D3	I2C1_SCL	SPI1_SIN	
D1	3	PTE2/ LLWU_P1	ADC0_DP2/ ADC1_SE6a	ADC0_DP2/ ADC1_SE6a	PTE2/ LLWU_P1	SPI1_SCK	UART1_ CTS_b	SDHC0_ DCLK	TRACE_D2			
E4	4	PTE3	ADC0_DM2/ ADC1_SE7a	ADC0_DM2/ ADC1_SE7a	PTE3	SPI1_SIN	UART1_ RTS_b	SDHC0_ CMD	TRACE_D1		SPI1_SOUT	
E5	5	VDD	VDD	VDD								
F6	6	VSS	VSS	VSS								
E3	7	PTE4/ LLWU_P2	DISABLED		PTE4/ LLWU_P2	SPI1_PCS0	UART3_TX	SDHC0_D3	TRACE_D0			
E2	8	PTE5	DISABLED		PTE5	SPI1_PCS2	UART3_RX	SDHC0_D2		FTM3_CH0		
E1	9	PTE6	DISABLED		PTE6	SPI1_PCS3	UART3_ CTS_b	I2S0_MCLK		FTM3_CH1	USB_SOF_ OUT	
F4	10	PTE7	DISABLED		PTE7		UART3_ RTS_b	I2S0_RXD0		FTM3_CH2		
F3	11	PTE8	DISABLED		PTE8	I2S0_RXD1	UART5_TX	I2S0_RX_FS		FTM3_CH3		
F2	12	PTE9	DISABLED		PTE9	I2S0_TXD1	UART5_RX	I2S0_RX_ BCLK		FTM3_CH4		
F1	13	PTE10	DISABLED		PTE10		UART5_ CTS_b	I2S0_TXD0		FTM3_CH5		
G4	14	PTE11	DISABLED		PTE11		UART5_ RTS_b	I2S0_TX_FS		FTM3_CH6		
G3	15	PTE12	DISABLED		PTE12			I2S0_TX_ BCLK		FTM3_CH7		
E6	16	VDD	VDD	VDD								
F7	17	VSS	VSS	VSS								
H3	18	VSS	VSS	VSS								
H1	19	USB0_DP	USB0_DP	USB0_DP								
H2	20	USB0_DM	USB0_DM	USB0_DM								
G1	21	VOUT33	VOUT33	VOUT33								
G2	22	VREGIN	VREGIN	VREGIN								
J1	23	ADC0_DP1	ADC0_DP1	ADC0_DP1								
J2	24	ADC0_DM1	ADC0_DM1	ADC0_DM1								
K1	25	ADC1_DP1	ADC1_DP1	ADC1_DP1								
K2	26	ADC1_DM1	ADC1_DM1	ADC1_DM1								
L1	27	ADC0_DP0/ ADC1_DP3	ADC0_DP0/ ADC1_DP3	ADC0_DP0/ ADC1_DP3								
L2	28	ADC0_DM0/ ADC1_DM3	ADC0_DM0/ ADC1_DM3	ADC0_DM0/ ADC1_DM3								
M1	29	ADC1_DP0/ ADC0_DP3	ADC1_DP0/ ADC0_DP3	ADC1_DP0/ ADC0_DP3								
M2	30	ADC1_DM0/ ADC0_DM3	ADC1_DM0/ ADC0_DM3	ADC1_DM0/ ADC0_DM3								



Pinout

144 MAD	144	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
MAP BGA	LQFP											
H5	31	VDDA	VDDA	VDDA								
G5	32	VREFH	VREFH	VREFH								
G6	33	VREFL	VREFL	VREFL								
H6	34	VSSA	VSSA	VSSA								
K3	35	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22								
J3	36	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21								
M3	_	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18								
L3	_	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23								
L4	_	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23								
L5	37	TAMPERO/ RTC_ WAKEUP_B	TAMPERO/ RTC_ WAKEUP_B	TAMPERO/ RTC_ WAKEUP_B								
K5	38	TAMPER1	TAMPER1	TAMPER1								
K4	39	TAMPER2	TAMPER2	TAMPER2								
J4	_	TAMPER3	TAMPER3	TAMPER3								
H4	_	TAMPER4	TAMPER4	TAMPER4								
M4	_	TAMPER5	TAMPER5	TAMPER5								
M7	40	XTAL32	XTAL32	XTAL32								
M6	41	EXTAL32	EXTAL32	EXTAL32								
L6	42	VBAT	VBAT	VBAT								
_	43	VDD	VDD	VDD								
_	44	VSS	VSS	VSS								
_	45	PTE24	ADC0_SE17	ADC0_SE17	PTE24		UART4_TX			EWM_OUT_ b		
_	46	PTE25	ADC0_SE18	ADC0_SE18	PTE25		UART4_RX			EWM_IN		
_	47	PTE26	DISABLED		PTE26		UART4_ CTS_b			RTC_ CLKOUT	USB_CLKIN	
_	48	PTE27	DISABLED		PTE27		UART4_ RTS_b					
_	49	PTE28	DISABLED		PTE28							



144 MAP BGA	144 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
J5	50	PTA0	JTAG_TCLK/ SWD_CLK/ EZP_CLK		PTA0	UARTO_ CTS_b	FTM0_CH5				JTAG_TCLK/ SWD_CLK	EZP_CLK
J6	51	PTA1	JTAG_TDI/ EZP_DI		PTA1	UARTO_RX	FTM0_CH6				JTAG_TDI	EZP_DI
K6	52	PTA2	JTAG_TDO/ TRACE_ SWO/ EZP_DO		PTA2	UARTO_TX	FTM0_CH7				JTAG_TDO/ TRACE_ SWO	EZP_DO
K7	53	PTA3	JTAG_TMS/ SWD_DIO		PTA3	UARTO_ RTS_b	FTM0_CH0				JTAG_TMS/ SWD_DIO	
L7	54	PTA4/ LLWU_P3	NMI_b/ EZP_CS_b		PTA4/ LLWU_P3		FTM0_CH1				NMI_b	EZP_CS_b
M8	55	PTA5	DISABLED		PTA5	USB_CLKIN	FTM0_CH2		CMP2_OUT	I2S0_TX_ BCLK	JTAG_ TRST_b	
E7	56	VDD	VDD	VDD								
G7	57	VSS	VSS	VSS								
J7	58	PTA6	DISABLED		PTA6		FTM0_CH3		CLKOUT		TRACE_ CLKOUT	
J8	59	PTA7	ADC0_SE10	ADC0_SE10	PTA7		FTM0_CH4				TRACE_D3	
K8	60	PTA8	ADC0_SE11	ADC0_SE11	PTA8		FTM1_CH0			FTM1_QD_ PHA	TRACE_D2	
L8	61	PTA9	DISABLED		PTA9		FTM1_CH1			FTM1_QD_ PHB	TRACE_D1	
M9	62	PTA10	DISABLED		PTA10		FTM2_CH0			FTM2_QD_ PHA	TRACE_D0	
L9	63	PTA11	DISABLED		PTA11		FTM2_CH1		I2C2_SDA	FTM2_QD_ PHB		
K9	64	PTA12	CMP2_IN0	CMP2_IN0	PTA12	CAN0_TX	FTM1_CH0		I2C2_SCL	I2S0_TXD0	FTM1_QD_ PHA	
J9	65	PTA13/ LLWU_P4	CMP2_IN1	CMP2_IN1	PTA13/ LLWU_P4	CAN0_RX	FTM1_CH1		I2C2_SDA	I2S0_TX_FS	FTM1_QD_ PHB	
L10	66	PTA14	DISABLED		PTA14	SPI0_PCS0	UART0_TX		I2C2_SCL	I2S0_RX_ BCLK	I2S0_TXD1	
L11	67	PTA15	DISABLED		PTA15	SPI0_SCK	UARTO_RX			12S0_RXD0		
K10	68	PTA16	DISABLED		PTA16	SPI0_SOUT	UARTO_ CTS_b			I2S0_RX_FS	I2S0_RXD1	
K11	69	PTA17	ADC1_SE17	ADC1_SE17	PTA17	SPI0_SIN	UARTO_ RTS_b			I2S0_MCLK		
E8	70	VDD	VDD	VDD								
G8	71	VSS	VSS	VSS								
M12	72	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN0				
M11	73	PTA19	XTAL0	XTAL0	PTA19		FTM1_FLT0	FTM_CLKIN1		LPTMR0_ ALT1		
L12	74	RESET_b	RESET_b	RESET_b								

Kinetis K21F Sub-Family Data Sheet, Rev4, 11/2014.

71



Pinout

144 MAP BGA	144 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
K12	75	PTA24	DISABLED		PTA24					FB_A29		
J12	76	PTA25	DISABLED		PTA25					FB_A28		
J11	77	PTA26	DISABLED		PTA26					FB_A27		
J10	78	PTA27	DISABLED		PTA27					FB_A26		
H12	79	PTA28	DISABLED		PTA28					FB_A25		
H11	80	PTA29	DISABLED		PTA29					FB_A24		
H10	81	PTB0/ LLWU_P5	ADC0_SE8/ ADC1_SE8	ADC0_SE8/ ADC1_SE8	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0			FTM1_QD_ PHA		
H9	82	PTB1	ADC0_SE9/ ADC1_SE9	ADC0_SE9/ ADC1_SE9	PTB1	I2C0_SDA	FTM1_CH1			FTM1_QD_ PHB		
G12	83	PTB2	ADC0_SE12	ADC0_SE12	PTB2	I2C0_SCL	UARTO_ RTS_b			FTM0_FLT3		
G11	84	PTB3	ADC0_SE13	ADC0_SE13	PTB3	I2C0_SDA	UARTO_ CTS_b			FTM0_FLT0		
G10	85	PTB4	ADC1_SE10	ADC1_SE10	PTB4					FTM1_FLT0		
G9	86	PTB5	ADC1_SE11	ADC1_SE11	PTB5					FTM2_FLT0		
F12	87	PTB6	ADC1_SE12	ADC1_SE12	PTB6				FB_AD23			
F11	88	PTB7	ADC1_SE13	ADC1_SE13	PTB7				FB_AD22			
F10	89	PTB8	DISABLED		PTB8		UART3_ RTS_b		FB_AD21			
F9	90	PTB9	DISABLED		PTB9	SPI1_PCS1	UART3_ CTS_b		FB_AD20			
E12	91	PTB10	ADC1_SE14	ADC1_SE14	PTB10	SPI1_PCS0	UART3_RX		FB_AD19	FTM0_FLT1		
E11	92	PTB11	ADC1_SE15	ADC1_SE15	PTB11	SPI1_SCK	UART3_TX		FB_AD18	FTM0_FLT2		
H7	93	VSS	VSS	VSS								
F5	94	VDD	VDD	VDD								
E10	95	PTB16	DISABLED		PTB16	SPI1_SOUT	UARTO_RX	FTM_CLKIN0	FB_AD17	EWM_IN		
E9	96	PTB17	DISABLED		PTB17	SPI1_SIN	UART0_TX	FTM_CLKIN1	FB_AD16	EWM_OUT_ b		
D12	97	PTB18	DISABLED		PTB18	CAN0_TX	FTM2_CH0	I2S0_TX_ BCLK	FB_AD15	FTM2_QD_ PHA		
D11	98	PTB19	DISABLED		PTB19	CANO_RX	FTM2_CH1	I2S0_TX_FS	FB_OE_b	FTM2_QD_ PHB		
D10	99	PTB20	DISABLED		PTB20	SPI2_PCS0			FB_AD31	CMP0_OUT		
D9	100	PTB21	DISABLED		PTB21	SPI2_SCK			FB_AD30	CMP1_OUT		
C12	101	PTB22	DISABLED		PTB22	SPI2_SOUT			FB_AD29	CMP2_OUT		
C11	102	PTB23	DISABLED		PTB23	SPI2_SIN	SPI0_PCS5		FB_AD28			
B12	103	PTC0	ADC0_SE14	ADC0_SE14	PTC0	SPI0_PCS4	PDB0_ EXTRG		FB_AD14	I2S0_TXD1		
B11	104	PTC1/ LLWU_P6	ADC0_SE15	ADC0_SE15	PTC1/ LLWU_P6	SPI0_PCS3	UART1_ RTS_b	FTM0_CH0	FB_AD13	I2S0_TXD0		



144 MAP BGA	144 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
A12	105	PTC2	ADC0_SE4b/ CMP1_IN0	ADC0_SE4b/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_ CTS_b	FTM0_CH1	FB_AD12	I2S0_TX_FS		
A11	106	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT	I2S0_TX_ BCLK		
H8	107	VSS	VSS	VSS								
_	108	VDD	VDD	VDD								
A9	109	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3	FB_AD11	CMP1_OUT		
D8	110	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	12S0_RXD0	FB_AD10	CMP0_OUT	FTM0_CH2	
C8	111	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_ EXTRG	I2S0_RX_ BCLK	FB_AD9	I2S0_MCLK		
B8	112	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN	USB_SOF_ OUT	I2S0_RX_FS	FB_AD8			
A8	113	PTC8	ADC1_SE4b/ CMP0_IN2	ADC1_SE4b/ CMP0_IN2	PTC8		FTM3_CH4	I2S0_MCLK	FB_AD7			
D7	114	PTC9	ADC1_SE5b/ CMP0_IN3	ADC1_SE5b/ CMP0_IN3	PTC9		FTM3_CH5	I2S0_RX_ BCLK	FB_AD6	FTM2_FLT0		
C7	115	PTC10	ADC1_SE6b	ADC1_SE6b	PTC10	I2C1_SCL	FTM3_CH6	I2S0_RX_FS	FB_AD5			
В7	116	PTC11/ LLWU_P11	ADC1_SE7b	ADC1_SE7b	PTC11/ LLWU_P11	I2C1_SDA	FTM3_CH7	I2S0_RXD1	FB_RW_b			
A7	117	PTC12	DISABLED		PTC12		UART4_ RTS_b		FB_AD27	FTM3_FLT0		
D6	118	PTC13	DISABLED		PTC13		UART4_ CTS_b		FB_AD26			
C6	119	PTC14	DISABLED		PTC14		UART4_RX		FB_AD25			
В6	120	PTC15	DISABLED		PTC15		UART4_TX		FB_AD24			
_	121	VSS	VSS	VSS								
_	122	VDD	VDD	VDD								
A6	123	PTC16	DISABLED		PTC16		UART3_RX		FB_CS5_b/ FB_TSIZ1/ FB_BE23_ 16_BLS15_ 8_b			
D5	124	PTC17	DISABLED		PTC17		UART3_TX		FB_CS4_b/ FB_TSIZ0/ FB_BE31_ 24_BLS7_0_ b			
C5	125	PTC18	DISABLED		PTC18		UART3_ RTS_b		FB_TBST_b/ FB_CS2_b/ FB_BE15_8_ BLS23_16_b			
B5	126	PTC19	DISABLED		PTC19		UART3_ CTS_b		FB_CS3_b/ FB_BE7_0_ BLS31_24_b	FB_TA_b		



144 MAP BGA	144 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
A5	127	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0	UART2_ RTS_b	FTM3_CH0	FB_ALE/ FB_CS1_b/ FB_TS_b			
D4	128	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK	UART2_ CTS_b	FTM3_CH1	FB_CS0_b			
C4	129	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT	UART2_RX	FTM3_CH2	FB_AD4		I2C0_SCL	
В4	130	PTD3	DISABLED		PTD3	SPI0_SIN	UART2_TX	FTM3_CH3	FB_AD3		I2C0_SDA	
A4	131	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UARTO_ RTS_b	FTM0_CH4	FB_AD2	EWM_IN		
A3	132	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UARTO_ CTS_b	FTM0_CH5	FB_AD1	EWM_OUT_ b		
A2	133	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UART0_RX	FTM0_CH6	FB_AD0	FTM0_FLT0		
M10	134	VSS	VSS	VSS								
F8	135	VDD	VDD	VDD								
A1	136	PTD7	DISABLED		PTD7	CMT_IRO	UARTO_TX	FTM0_CH7		FTM0_FLT1		
C9	137	PTD8	DISABLED		PTD8	I2C0_SCL	UART5_RX			FB_A16		
В9	138	PTD9	DISABLED		PTD9	I2C0_SDA	UART5_TX			FB_A17		
B3	139	PTD10	DISABLED		PTD10		UART5_ RTS_b			FB_A18		
B2	140	PTD11	DISABLED		PTD11	SPI2_PCS0	UART5_ CTS_b	SDHC0_ CLKIN		FB_A19		
B1	141	PTD12	DISABLED		PTD12	SPI2_SCK	FTM3_FLT0	SDHC0_D4		FB_A20		
C3	142	PTD13	DISABLED		PTD13	SPI2_SOUT		SDHC0_D5		FB_A21		
C2	143	PTD14	DISABLED		PTD14	SPI2_SIN		SDHC0_D6		FB_A22		
C1	144	PTD15	DISABLED		PTD15	SPI2_PCS1		SDHC0_D7		FB_A23		
M5	_	NC	NC	NC								
A10	1	NC	NC	NC								
B10	_	NC	NC	NC								
C10	-	NC	NC	NC								

5.2 K21 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.



	1	2	3	4	5	6	7	8	9	10	11	12	
Α	PTD7	PTD6/ LLWU_P15	PTD5	PTD4/ LLWU_P14	PTD0/ LLWU_P12	PTC16	PTC12	PTC8	PTC4/ LLWU_P8	NC	PTC3/ LLWU_P7	PTC2	A
В	PTD12	PTD11	PTD10	PTD3	PTC19	PTC15	PTC11/ LLWU_P11	PTC7	PTD9	NC	PTC1/ LLWU_P6	PTC0	В
С	PTD15	PTD14	PTD13	PTD2/ LLWU_P13	PTC18	PTC14	PTC10	PTC6/ LLWU_P10	PTD8	NC	PTB23	PTB22	С
D	PTE2/ LLWU_P1	PTE1/ LLWU_P0	PTE0	PTD1	PTC17	PTC13	PTC9	PTC5/ LLWU_P9	PTB21	PTB20	PTB19	PTB18	D
E	PTE6	PTE5	PTE4/ LLWU_P2	PTE3	VDD	VDD	VDD	VDD	PTB17	PTB16	PTB11	PTB10	E
F	PTE10	PTE9	PTE8	PTE7	VDD	VSS	VSS	VDD	PTB9	PTB8	PTB7	PTB6	F
G	VOUT33	VREGIN	PTE12	PTE11	VREFH	VREFL	VSS	VSS	PTB5	PTB4	PTB3	PTB2	G
н	USB0_DP	USB0_DM	VSS	TAMPER4	VDDA	VSSA	VSS	VSS	PTB1	PTB0/ LLWU_P5	PTA29	PTA28	н
J	ADC0_DP1	ADC0_DM1	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	TAMPER3	PTA0	PTA1	PTA6	PTA7	PTA13/ LLWU_P4	PTA27	PTA26	PTA25	J
к	ADC1_DP1	ADC1_DM1	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	TAMPER2	TAMPER1	PTA2	PTA3	PTA8	PTA12	PTA16	PTA17	PTA24	к
L	ADC0_DP0/ ADC1_DP3	ADC0_DM0/ ADC1_DM3	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	TAMPERO/ RTC_ WAKEUP_B	VBAT	PTA4/ LLWU_P3	РТА9	PTA11	PTA14	PTA15	RESET_b	L
М	ADC1_DP0/ ADC0_DP3	ADC1_DM0/ ADC0_DM3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	TAMPER5	NC	EXTAL32	XTAL32	PTA5	PTA10	VSS	PTA19	PTA18	М
	1	2	3	4	5	6	7	8	9	10	11	12	

Figure 33. K21 144 MAPBGA Pinout Diagram






Figure 34. K21 144 LQFP Pinout Diagram

6 Revision History

The following table provides a revision history for this document.

76



Table 49. Revision History

Rev. No.	Date	Substantial Changes
1	11/2012	Alpha customer release
2	5/2013	 Updated supported part numbers and document number Updated section "Voltage and current operating behaviors" Added Drylce Tamper Electrical Specifications Added the following figures: Run mode supply current vs. core frequency VLPR mode supply current vs. core frequency Updated section "Device clock specifications" Updated section "Power consumption operating behaviors" Updated section "Power mode transition operating behaviors" Updated section "JTAG limited voltage range electricals" Updated section "MCG specifications" Updated section "Oscillator DC electrical specifications" Updated section "16-bit ADC operating conditions" Updated the pinouts Added section "Alternate part numbers for small packages"
3	08/2013	 Updated section "Power consumption operating behaviors" Updated the "Run mode supply current vs. core frequency" figure in section "Diagram: Typical IDD_RUN operating behavior
4	11/2014	 Updated the table "Voltage and current operating behavior" Format changes





How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2013-2014 Freescale Semiconductor, Inc.

Document Number K21P144M120SF5 Revision 4, 11/2014



