### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> - V <sub>EE</sub> Inputs (CLK_, CLK_, CLKSEL)V <sub>EE</sub> - 0.3V to	
CLK_ to CLK_	±3.0V
Continuous Output Current	50mA
Surge Output Current	100mA
VBB Sink/Source Current	±0.65mA
Junction-to-Ambient Thermal Resistance in Still Air	
7mm x 7mm LQFP	+90°C/W
Junction-to-Ambient Thermal Resistance with	
500 LFPM Airflow	
7mm x 7mm LQFP	+60°C/W

Junction-to-Case Thermal Resistance 7mm x 7mm LQFP	+12°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
ESD Protection	
Human Body Model (CLKSEL, CLK_, CLK_	,
Q_, <u>Q</u> , V <sub>BB</sub> )	2kV
Soldering Temperature (10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = +2.25V \text{ to } +3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ CLKSEL} = \text{high or low, unless otherwise noted.})$  (Notes 1–4)

DADAMETED	SYMBOL	CONDITIONS		-40°C		+25°C		+85°C				
PARAMETER SYMBOL		CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	UNITS		
SINGLE-ENDED INPUT (CLKSEL)												
Input High Voltage	VIH		Internal	MAX9311	V <sub>CC</sub> - 1.23	V <sub>CC</sub>	V <sub>CC</sub> - 1.23	V <sub>CC</sub>	V <sub>CC</sub> - 1.23	V <sub>CC</sub>	v	
		V <sub>BB</sub> threshold	MAX9313	V <sub>CC</sub> - 1.165	Vcc	V <sub>CC</sub> - 1.165	Vcc	V <sub>CC</sub> - 1.165	V <sub>CC</sub>	v		
Input Low		Internal V <sub>BB</sub>	MAX9311	VEE	V <sub>CC</sub> - 1.62	VEE	V <sub>CC</sub> - 1.62	V <sub>EE</sub>	V <sub>CC</sub> - 1.62	V		
Voltage V <sub>IL</sub>	threshold	MAX9313	VEE	V <sub>CC</sub> - 1.475	VEE	V <sub>CC</sub> - 1.475	V <sub>EE</sub>	V <sub>CC</sub> - 1.475				
Input High Current	Ιн				150		150		150	μA		
Input Low Current	ΙιL			-10	+10	-10	+10	-10	+10	μA		
DIFFERENTIAL I	NPUTS (CI	_K_, <u>CLK</u> _)										
Single-Ended Input High		to CLK_	connected to CLK_	MAX9311	V <sub>CC</sub> - 1.23	V <sub>CC</sub>	V <sub>CC</sub> - 1.23	Vcc	V <sub>CC</sub> - 1.23	Vcc	V	
Voltage	VIH	(V <sub>IL</sub> for V <sub>BB</sub> connected to CLK_), Figure 1	MAX9313	V <sub>CC</sub> - 1.165	Vcc	V <sub>CC</sub> - 1.165	Vcc	V <sub>CC</sub> - 1.165	Vcc	v		

### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - V_{EE} = +2.25V \text{ to } +3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ CLKSEL} = \text{high or low, unless otherwise noted.})$  (Notes 1–4)

				-40	°C	+25	j°C	+85			
PARAMETER	SYMBOL	CONDITIONS		MIN MAX		MIN MAX		MIN MAX		UNITS	
Single-Ended Input Low V <sub>IL</sub> Voltage			V <sub>BB</sub> connected to CLK_	MAX9311	V <sub>EE</sub>	V <sub>CC</sub> - 1.62	V <sub>EE</sub>	V <sub>CC</sub> - 1.62	V <sub>EE</sub>	V <sub>CC</sub> -1.62	
	VIL	(V <sub>IH</sub> for V <sub>BB</sub> connected to CLK_), Figure 1	nnected DLK_), MAX9313 VEE	VEE	V <sub>CC</sub> - 1.475	V <sub>EE</sub>	V <sub>CC</sub> - 1.475	V <sub>EE</sub>	V <sub>CC</sub> -1.475	V	
High Voltage of Differential Input	Vihd			V <sub>EE</sub> +1.2	V <sub>CC</sub>	V <sub>EE</sub> + 1.2	V <sub>CC</sub>	V <sub>EE</sub> +1.2	V <sub>CC</sub>	V	
Low Voltage of Differential Input	V <sub>ILD</sub>			VEE	V <sub>CC</sub> - 0.095	VEE	V <sub>CC</sub> - 0.095	VEE	V <sub>CC</sub> - 0.095	V	
Differential	Vihd -	For V <sub>CC</sub> - V	<sub>EE</sub> < 3.0V	0.095	V <sub>CC</sub> - V <sub>EE</sub>	0.095	V <sub>CC</sub> - V <sub>EE</sub>	0.095	V <sub>CC</sub> - V <sub>EE</sub>	V	
Input Voltage	VILD	For V <sub>CC</sub> - V <sub>EE</sub> $\ge$ 3.0V		0.095	3.0	0.095	3.0	0.095	3.0		
Input High Current	ЦН				150		150		150	μA	
CLK_ Input Low Current	IILCLK			-10	+10	-10	+10	-10	+10	μA	
CLK_ Input Low Current	IILCLK			-150		-150		-150		μA	
OUTPUTS (Q_, 0	Ā_)										
Single-Ended Output High Voltage	V <sub>OH</sub>	Figure 1		V <sub>CC</sub> - 1.025	V <sub>CC</sub> - 0.900	V <sub>CC</sub> - 1.025	V <sub>CC</sub> - 0.900	V <sub>CC</sub> - 1.025	V <sub>CC</sub> - 0.900	V	
Single-Ended Output Low Voltage	V <sub>OL</sub>	Figure 1		V <sub>CC</sub> - 1.93	V <sub>CC</sub> - 1.695	V <sub>CC</sub> - 1.93	V <sub>CC</sub> - 1.695	V <sub>CC</sub> - 1.93	V <sub>CC</sub> - 1.695	V	
Differential Output Voltage	V <sub>OH</sub> - V <sub>OL</sub>	Figure 1		670	950	670	950	670	950	mV	
REFERENCE (V	вв)	•									
Reference Voltage Output (Note 5)			I <sub>BB</sub> =	MAX9311	V <sub>CC</sub> - 1.525	V <sub>CC</sub> - 1.325	V <sub>CC</sub> - 1.525	V <sub>CC</sub> - 1.325	V <sub>CC</sub> - 1.525	V <sub>CC</sub> - 1.325	V
	V <sub>BB</sub>	±0.5mA	MAX9313	V <sub>CC</sub> - 1.38	V <sub>CC</sub> - 1.26	V <sub>CC</sub> - 1.38	V <sub>CC</sub> - 1.26	V <sub>CC</sub> - 1.38	V <sub>CC</sub> - 1.26	V	
POWER SUPPLY	Y		·					·			
Supply Current (Note 6)	IEE				75		82		95	mA	

M/IXI/M

### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} - V_{EE} = 2.25V \text{ to } 3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ input frequency} = 1.5GHz, \text{ input transition time} = 125ps$ (20% to 80%), CLKSEL = high or low, V<sub>IHD</sub> = V<sub>EE</sub> + 1.2V to V<sub>CC</sub>, V<sub>ILD</sub> = V<sub>EE</sub> to V<sub>CC</sub> - 0.15V, V<sub>IHD</sub> - V<sub>ILD</sub> = 0.15V to the smaller of 3V or V<sub>CC</sub> - V<sub>EE</sub>, unless otherwise noted. Typical values are at V<sub>CC</sub> - V<sub>EE</sub> = 3.3V, V<sub>IHD</sub> = V<sub>CC</sub> - 1V, V<sub>ILD</sub> = V<sub>CC</sub> - 1.5V.) (Note 7)

DADAMETER	0/400			-40°C			+25°C			+85°C		
PARAMETER SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	MIN	ТҮР	MA	MIN	ТҮР	MAX	UNITS	
Differential Input-to- Output Delay	tplhd, tphld	Figure 2	220	321	380	220	312	410	260	322	400	ps
Output-to- Output Skew (Note 8)	tskoo			12	46		12	46		10	35	ps
Part-to-Part Skew (Note 9)	tskpp			30	160		30	190		30	140	ps
Added Random Jitter (Note 10)	t <sub>RJ</sub>	f <sub>IN</sub> = 1.5GHz, Clock pattern		1.2	2.5		1.2	2.5		1.2	2.5	ps
		f <sub>IN</sub> = 3.0GHz, Clock pattern		1.2	2.6		1.2	2.6		1.2	2.6	(RMS)
Added Deterministic Jitter (Note 10)	tDJ	3Gbps, 2 <sup>23</sup> -1 PRBS pattern		80	95		80	95		80	95	ps (p-p)
Switching Frequency	ning fMAX V ency fMAX 5 p	V <sub>OH</sub> - V <sub>OL</sub> ≥ 350mV, Clock pattern, Figure 2	2.0			2.0	3.0		2.0			
		V <sub>OH</sub> - V <sub>OL</sub> ≥ 500mV, Clock pattern, Figure 2	1.5			1.5			1.5			GHz
Output Rise/Fall Time (20% to 80%)	t <sub>R</sub> , t <sub>F</sub>	Figure 2	100	112	140	100	116	140	100	121	140	ps

Note 1: Measurements are made with the device in thermal equilibrium.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.

Note 3: Single-ended input operation using  $V_{BB}$  is limited to  $V_{CC}$  -  $V_{EE}$  = 3.0V to 3.8V for the MAX9311 and  $V_{CC}$  -  $V_{EE}$  = 2.7V to 3.8V for the MAX9313.

Note 4: DC parameters production tested at T<sub>A</sub> = +25°C. Guaranteed by design and characterization over the full operating temperature range.

Note 5: Use  $V_{BB}$  only for inputs that are on the same device as the  $V_{BB}$  reference.

Note 6: All pins open except V<sub>CC</sub> and V<sub>EE</sub>.

Note 7: Guaranteed by design and characterization. Limits are set at  $\pm 6$  sigma.

Note 8: Measured between outputs of the same part at the signal crossing points for a same-edge transition.


**Note 9:** Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.


Note 10:Device jitter added to the input signal.




## **Typical Operating Characteristics**

 $(V_{CC} = +3.3V, V_{EE} = 0, V_{IHD} = V_{CC} - 0.95V, V_{ILD} = V_{CC} - 1.25V$ , input transition time = 125ps (20% to 80%), f<sub>IN</sub> = 1.5GHz, outputs loaded with 50 $\Omega$  to V<sub>CC</sub> - 2V, T<sub>A</sub> = +25°C, unless otherwise noted.)





PROPAGATION DELAY vs. TEMPERATURE



### **Pin Description**

PIN	NAME	FUNCTION
1, 9, 16, 25, 32	V <sub>CC</sub>	Positive Supply Voltage. Bypass from V <sub>CC</sub> to V <sub>EE</sub> with 0.1 $\mu$ F and 0.01 $\mu$ F ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.
2	CLKSEL	Clock Select Input (Single-Ended). Drive low to select the CLK0, $\overline{\text{CLK0}}$ input. Drive high to select the CLK1, $\overline{\text{CLK1}}$ input. The CLKSEL threshold is V <sub>BB</sub> . If CLKSEL is not driven by a logic signal, use a 1k $\Omega$ pulldown to V <sub>EE</sub> to select CLK0, $\overline{\text{CLK0}}$ , or a 1k $\Omega$ pullup to V <sub>CC</sub> to select CLK1, $\overline{\text{CLK1}}$ .
3	CLK0	Noninverting Differential Clock Input 0. Internal 75k $\Omega$ pulldown resistor.
4	CLKO	Inverting Differential Clock Input 0. Internal 75k $\Omega$ pullup and pulldown resistors.
5	V <sub>BB</sub>	Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass with a $0.01\mu$ F ceramic capacitor to V <sub>CC</sub> ; otherwise, leave open.
6	CLK1	Noninverting Differential Clock Input 1. Internal 75k $\Omega$ pulldown resistor.
7	CLK1	Inverting Differential Clock Input 1. Internal $75k\Omega$ pullup and pulldown resistors.
8	VEE	Negative Supply Voltage
10	$\overline{Q9}$	Inverting Q9 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
11	Q9	Noninverting Q9 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
12	$\overline{Q8}$	Inverting Q8 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
13	Q8	Noninverting Q8 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
14	Q7	Inverting Q7 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
15	Q7	Noninverting Q7 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
17	$\overline{Q6}$	Inverting Q6 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
18	Q6	Noninverting Q6 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
19	$\overline{Q5}$	Inverting Q5 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
20	Q5	Noninverting Q5 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
21	$\overline{Q4}$	Inverting Q4 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
22	Q4	Noninverting Q4 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
23	$\overline{Q3}$	Inverting Q3 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
24	Q3	Noninverting Q3 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
26	Q2	Inverting Q2 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
27	Q2	Noninverting Q2 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
28	Q1	Inverting Q1 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
29	Q1	Noninverting Q1 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
30	QO	Inverting Q0 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.
31	Q0	Noninverting Q0 Output. Typically terminate with 50 $\Omega$ resistor to V <sub>CC</sub> - 2V.

\_\_\_\_ /M/XI/M

### **Detailed Description**

The MAX9311/MAX9313 are low skew, 1-to-10 differential drivers designed for clock and data distribution.

A 2:1 <u>mux selects between the two differential inputs,</u> CLK0, CLK0 and CLK1, CLK1. The 2:1 mux is switched by the single-ended CLKSEL input. A logic low selects the CLK0, CLK0 input. A logic high selects the CLK1, CLK1 input. The logic threshold for CLKSEL is set by an internal V<sub>BB</sub> voltage reference. The CLKSEL input can be driven to V<sub>CC</sub> and V<sub>EE</sub> or by a single-ended LVPECL/ LVECL signal. The selected input is reproduced at 10 differential outputs.

For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.25V to +3.8V supply range, allowing high-performance clock or data distribution in systems with a nominal +2.5V or +3.3V supply. For differential LVECL operation, these devices operate from a -2.25V to -3.8V supply.

The differential inputs can be configured to accept single-ended inputs when operating at approximately V<sub>CC</sub> - V<sub>EE</sub> = +3.0V to +3.8V for the MAX9311 or V<sub>CC</sub> - V<sub>EE</sub> = +2.7V to +3.8V for the MAX9313. This is accomplished by connecting the on-chip reference voltage, V<sub>BB</sub>, to an input as a reference. For example, the differential CLKO, CLKO input is converted to a noninverting, single-ended input by connecting V<sub>BB</sub> to CLKO and connecting the single-ended input to CLKO. Similarly, an inverting input is obtained by connecting V<sub>BB</sub> to CLKO and connecting the single-ended input to CLKO. With a differential input configured as single-ended (using V<sub>BB</sub>), the single-ended input can be driven to V<sub>CC</sub> and V<sub>EE</sub> or with a single-ended LVPECL/LVECL signal.

When a differential input is configured as a single-ended input (using V<sub>BB</sub>), the approximate supply range is V<sub>CC</sub> - V<sub>EE</sub> = +3.0V to +3.8V for the MAX9311 and V<sub>CC</sub> - V<sub>EE</sub> = +2.7V to +3.8V for the MAX9313. This is because one of the inputs must be V<sub>EE</sub> + 1.2V or higher for proper operation of the input stage. V<sub>BB</sub> must be at least V<sub>EE</sub> + 1.2V because it becomes the high-level input when the other (single-ended) input swings below it. Therefore, minimum V<sub>BB</sub> = V<sub>EE</sub> + 1.2V.

The minimum V<sub>BB</sub> output for the MAX9311 is V<sub>CC</sub> - 1.525V and the minimum V<sub>BB</sub> output for the MAX9313 is V<sub>CC</sub> - 1.38V. Substituting the minimum V<sub>BB</sub> output for each device into V<sub>BB</sub> = V<sub>EE</sub> + 1.2V results in a minimum supply of 2.725V for the MAX9311 and 2.58V for the MAX9313. Rounding up to standard supplies gives the single-ended operating supply ranges of V<sub>CC</sub> - V<sub>EE</sub> = 3.0V to 3.8V for the MAX9313.

When using the V<sub>BB</sub> reference output, bypass it with a 0.01µF ceramic capacitor to V<sub>CC</sub>. If the V<sub>BB</sub> reference is not used, it can be left open. The V<sub>BB</sub> reference can source or sink 0.5mA, which is sufficient to drive two inputs. Use V<sub>BB</sub> only for inputs that are on the same device as the V<sub>BB</sub> reference.

The maximum magnitude of the differential input from CLK\_ to  $\overline{\text{CLK}}$  is 3.0V or V<sub>CC</sub> - V<sub>EE</sub>, whichever is less. This limit also applies to the difference between any reference voltage input and a single-ended input.

The differential inputs have bias resistors that drive the outputs to a differential low when the inputs are open. The inverting inputs (CLK0 and CLK1) are biased with a 75k $\Omega$  pullup to V<sub>CC</sub> and a 75k $\Omega$  pulldown to V<sub>EE</sub>. The noninverting inputs (CLK0 and CLK1) are biased with a 75k $\Omega$  pulldown to V<sub>EE</sub>. The single-ended CLKSEL input does not have a bias resistor. If not driven, pull CLKSEL up or down with a 1kHz resistor (see *Pin Description*).

Specifications for the high and low voltages of a differential input (V<sub>IHD</sub> and V<sub>ILD</sub>) and the differential input voltage (V<sub>IHD</sub> - V<sub>ILD</sub>) apply simultaneously (V<sub>ILD</sub> cannot be higher than V<sub>IHD</sub>).

Output levels are referenced to V<sub>CC</sub> and are considered LVPECL or LVECL, depending on the level of the V<sub>CC</sub> supply. With V<sub>CC</sub> connected to a positive supply and V<sub>EE</sub> connected to GND, the outputs are LVPECL. The outputs are LVECL when V<sub>CC</sub> is connected to GND and V<sub>EE</sub> is connected to a negative supply.

A single-ended input of at least V<sub>BB</sub>  $\pm$ 95mV or a differential input of at least 95mV switches the outputs to the V<sub>OH</sub> and V<sub>OL</sub> levels specified in the *DC Electrical Characteristics* table.

### **Applications Information**

#### Supply Bypassing

Bypass V<sub>CC</sub> to V<sub>EE</sub> with high-frequency surface-mount ceramic 0.1 $\mu$ F and 0.01 $\mu$ F capacitors in parallel as close to the device as possible, with the 0.01 $\mu$ F value capacitor closest to the device. Use multiple parallel vias for low inductance. When using the V<sub>BB</sub> reference output, bypass it with a 0.01 $\mu$ F ceramic capacitor to V<sub>CC</sub> (if the V<sub>BB</sub> reference is not used, it can be left open).

#### Traces


Input and output trace characteristics affect the performance of the MAX9311/MAX9313. Connect each signal of a differential input or output to a 50 $\Omega$  characteristic impedance trace. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the 50 $\Omega$  characteristic impedance through connectors and across cables. Reduce skew within a




differential pair by matching the electrical length of the traces.

#### **Output Termination**

Terminate outputs through  $50\Omega$  to V<sub>CC</sub> - 2V or use an equivalent Thevenin termination. When a single-ended signal is taken from a differential output, terminate both outputs. For example, if Q0 is used as a single-ended output, terminate both Q0 and  $\overline{Q0}$ .



**Chip Information** 






Figure 1. Switching with Single-Ended Input





Figure 2. Differential Transition Time and Propagation Delay Timing Diagram

Downloaded from Arrow.com.


### **Functional Diagram**



M/X/M

### **Package Information**


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



MAX9311/MAX9313

### Package Information (continued)


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



M/IXI/M

### **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

#### \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2002 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products.