ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	Continuous Power Dissipation ($T_A = +70$ °C)
V+0.3V to +4V	10-Pin µDFN (derate 5.0mW/°C above +70°C)403mW
IN, QP (Note 1)0.3V to +4V	Operating Temperature Range40°C to +85°C
COM_, NO_, NC0.3V to +5.5V	Junction Temperature+150°C
Continuous Current (COM_ to NO_/NC_)±120mA	Storage Temperature Range65°C to +150°C
Peak Current, (COM_ to NO_/NC_)	Lead Temperature (soldering, 10s)+300°C
(pulsed at 1ms 10% duty cycle)±240mA	

Note 1: Signals on IN, $\overline{\text{QP}}$ exceeding GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V+=+2.7V \text{ to } +3.6V, T_A=T_{MIN} \text{ to } T_{MAX}, \text{ charge-pump enabled, unless otherwise noted. Typical values are at V+= 3.3V, T_A=+25^{\circ}C.)$ (Note 2)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS
ANALOG SWITCH	•	•					
Analog Signal Range	V _{COM} _,V _{NO} _, V _{NC} _	$\overline{\text{QP}} = \text{GND or V+ (Note 3)}$		0		3.6	V
Fault-Protection Trip Threshold (Note 4)	VFP			3.62	3.9	4.20	V
On-Resistance, Charge-Pump Enabled		V+ = 2.7V, I _{COM} _ = -10mA,	T _A = +25°C		3.8	5	Ω
	Ron	$\frac{V_{COM}}{QP} = OV, 1.5V,$	$T_A = T_{MIN}$ to T_{MAX}			6	22
	HON	V+ = 2.7V, $I_{COM} = -10mA,$	T _A = +25°C		4	7	Ω
		$\frac{V_{COM}}{\overline{QP}} = 2.7V,$	$T_A = T_{MIN}$ to T_{MAX}			8	22
	Ron	V+ = 3.0V, $I_{COM} = -10mA,$	T _A = +25°C		5	12	
On-Resistance, Charge-Pump		$\frac{V_{COM} = 0V, 1.5V,}{\overline{QP} = V+}$	$T_A = T_{MIN}$ to T_{MAX}			13	Ω
Disabled		V+=2.7V, I _{COM} _ = -10mA,	T _A = +25°C		8	15	52
		$\frac{V_{COM}}{\overline{QP}} = V + 1.5V,$	$T_A = T_{MIN}$ to T_{MAX}			17	
On-Resistance Match Between Channels	ΔRon	V+ = 2.7V, $I_{COM} = -10mA,$	T _A = +25°C		0.5	0.8	Ω
	ZHON	V _{COM} = 0V, 1.5V, 2.7V (Note 5)	$T_A = T_{MIN}$ to T_{MAX}			1.0	22
On-Resistance Flatness	R _{FLAT} (ON)	V+ = 2.7V, I _{COM} _ = -10mA, V _{COM} _ = 0V, 1.5V (Note 6)			0.5		Ω

ELECTRICAL CHARACTERISTICS (continued)

 $(V+ = +2.7V \text{ to } +3.6V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ charge-pump enabled, unless otherwise noted.}$ Typical values are at V+= 3.3V, $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Off-Leakage Current	I _{NC_} , I _{NO_} (OFF)	V+ = 3.6V, V _{COM} _ = 0.3V, 3.3V; V _{NO} _ or V _{NC} _ = 3.3V, 0.3V	-1		+1	μΑ	
On-Leakage Current	I _{NC_} , I _{NO_} (ON)	V+ = 3.6V, V _{COM} = 0.3V, 3.3V; V _{NO_} or V _{NC_} = 0.3V, 3.3V, or unconnected	-1		+1	μΑ	
SWITCH AC PERFORMANCE							
On-Channel -3dB Bandwidth	BW	$R_L = R_S = 50\Omega$, signal = 0dBm, Figure 1		500		MHz	
0"		$f = 10MHz; V_{NO_}, V_{NC_} = 1V_{P-P};$ $R_L = R_S = 50\Omega$, Figure 1		-60			
Off-Isolation	Viso	$f = 250MHz; V_{NO_}, V_{NC_} = 1V_{P-P};$ $R_L = R_S = 50\Omega, Figure 1$		-32		dB	
Crosstelly (Note 7)	Voz	$ f = 10 MHz; V_{NO_}, V_{NC_} = 1 V_{P-P}; $ $R_L = R_S = 50 \Omega, Figure 1 $		-59		٩D	
Crosstalk (Note 7)	VCT	$f = 250MHz$; V_{NO} , V_{NC} = 1 V_{P-P} ; $R_L = R_S = 50Ω$, Figure 1		-31		dB	
Charge-Pump Noise (Note 8)	VQP	Any input or output switch terminal = 50Ω		90		μV	
SWITCH DYNAMICS							
NO_, NC_, COM_ Off-Capacitance (Note 9)	C _(OFF)	f = 1MHz, Figure 2		9	10	рF	
NO_, NC_, COM_ On-Capacitance (Note 9)	C _(ON)	f = 1MHz, Figure 2		10	12	pF	
Switch On-Capacitance Matching (Note 9)	C _{ONM}	f = 1MHz		0.4		рF	
Turn-On Time	ton	$V_{NO_}$, $V_{NC_} = 1.5V$; $R_L = 300\Omega$, $C_L = 35pF$, $V_{IH} = V+$, $V_{IL} = 0V$, $\overline{QP} = GND$, Figure 3		1.4		ns	
Turn-Off Time	toff	$V_{NO_}$, $V_{NC_}$ = 1.5V; R_L = 300 Ω , C_L = 35pF, V_{IH} = V+, V_{IL} = GND, \overline{QP} = GND, Figure 3		35		ns	
Propagation Delay	tplh_,tphl	$R_L = R_S = 50\Omega$, Figure 4		0.2		ns	
Fault-Protection Response Time	tFP	$V_{COM_} = 0$ to 5V step, $R_L = R_S = 50\Omega$, $C_L = 10$ pF, Figure 5		1		μs	
Fault-Protection Recovery Time	t _{FPR}	$V_{COM_} = 5V \text{ to } 3V \text{ step},$ $R_L = R_S = 50\Omega, C_L = 10pF, Figure 5$		1		μs	
Output Skew Between Switches (Note 9)	tSK(o)	Skew between switch 1 and switch 2, $R_L = R_S = 50\Omega$, Figure 4		20	100	ps	
Output Skew Same Switch (Note 9)	t _{SK(p)}	Skew between opposite transitions in same switch, $R_L = R_S = 50\Omega$, Figure 4		5	100	ps	



ELECTRICAL CHARACTERISTICS (continued)


 $(V+ = +2.7V \text{ to } +3.6V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ charge-pump enabled, unless otherwise noted. Typical values are at V+= 3.3V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ charge-pump enabled, unless otherwise noted.}$ +25°C.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Total Harmonic Distortion Plus Noise	THD+N	$V_{COM_} = 2V_{P-P}, R_L = 600\Omega, f = 20Hz to$ $20kHz$		0.01		%
Charge Injection	Q	$V_{GEN} = 1.5V$, $R_{GEN} = 0\Omega$, $C_L = 100pF$, Figure 6		20		рС
SWITCH LOGIC						
Logic-Input Voltage Low	VIL				0.4	V
Logic-Input Voltage High	V _{IH}		1.4			V
Input-Logic Hysteresis	V _{HYST}			100		mV
Input Leakage Current	I _{IN}	$V+ = 3.6V$, $V_{IN} = 0$ or $V+$	-1		+1	μΑ
Operating Supply-Voltage Range	V+		2.7		3.6	V
Quiescent Supply Current	l+	$V+ = 3.6V$, $V_{IN} = 0$ or $V+$, $\overline{QP} = \overline{GND}$		160	1000	μΑ
Quiescent Supply Current With Charge-Pump Disabled	l+	$V+ = 3.6V$, $V_{IN} = 0$ or $V+$, $\overline{QP} = V+$			3	μΑ
ESD PROTECTION						
COM_		Human Body Model		±15		kV


- Note 2: All units are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design and not production tested.
- Note 3: The switch will turn off for voltages above (VFP): therefore, protecting downstream circuits in case of a fault condition.
- Note 4: Fault-protection trip threshold limits are not production tested; guaranteed by design.
- Note 5: $\Delta R_{ON(MAX)} = |R_{ON(CH1)} R_{ON(CH2)}|$
- Note 6: Flatness is defined as the difference between the maximum and minimum value of on-resistance, as measured over specified analog signal ranges.
- Note 7: Between any two switches.
- Note 8: Noise specification is measured peak to peak.
- Note 9: Switch off-capacitance, switch on-capacitance, output skew between switches, and output skew same-switch limits are not production tested; design guaranteed by correlation.

Typical Operating Characteristics

 $(V+ = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$









MIXIM


Downloaded from Arrow.com.


Typical Operating Characteristics (continued)


 $(V + = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$





















Typical Operating Characteristics (continued)


 $(V + = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$











Pin Description

PIN	NAME	FUNCTION
1	IN	Digital Control Input. IN controls switch 1 and switch 2.
2	QP	Charge-Pump Enable Input. Drive $\overline{\text{QP}}$ high to turn charge pump off. For normal operation, drive $\overline{\text{QP}}$ low.
3	GND	Ground
4	COM1	Analog Switch 1—Common Terminal
5	COM2	Analog Switch 2—Common Terminal
6	NO2	Analog Switch 2—Normally Open Terminal
7	NO1	Analog Switch 1—Normally Open Terminal
8	NC2	Analog Switch 2—Normally Closed Terminal
9	NC1	Analog Switch 1—Normally Closed Terminal
10	V+	Positive-Supply Voltage Input. Connect V+ to a +2.7V to +3.6V supply voltage. Bypass V+ to GND with a 0.1µF capacitor.

Test Circuits/Timing Diagrams




Figure 1. Off-Isolation and Crosstalk

Test Circuits/Timing Diagrams (continued)




Figure 2. Channel Off-/On-Capacitance




Figure 3. Switching Time

Test Circuits/Timing Diagrams (continued)




Figure 4. Output Signal Skew, Rise/Fall Time, Propagation Delay

Test Circuits/Timing Diagrams (continued)




Figure 5. MAX4906EF Fault-Protection Response/Recovery Time




Figure 6. Charge Injection

Detailed Description

The MAX4906EF are ESD-protected analog switches where the COM_ inputs are further protected up to ±15kV ESD without latchup or damage. The device is targeted for USB 2.0 high-speed (480Mbps) switching applications. The device still meets USB low- and full-speed requirements and is suitable for 10/100 Ethernet switching. The MAX4906EF features two SPDT switches.


The MAX4906EF is fully specified to operate from a single +2.7V to +3.6V supply and is +5.5V fault protected.

When operating from a +2.7V to +3.6V supply, the low threshold of the device permits them to be used with logic levels as low as 1.4V. The MAX4906EF is based on a charge-pump-assisted n-channel architecture and thus operate at $170\mu A$ (max) quiescent current. The device features a standby mode to reduce the quiescent current to less than $3\mu A$ (max).

Digital Control Input

The MAX4906EF provides a single-digit control logic input, IN. IN controls the position of the switches as shown in the *Functional Diagram/Truth Table*. Driving IN

Functional Diagram/Truth Table



rail-to-rail minimizes power consumption. With a $\pm 2.7V$ to $\pm 3.6V$ supply voltage range, the device is $\pm 1.4V$ logic compatible.

Analog Signal Levels

The on-resistance of the MAX4906EF is very low and stable as the analog input signals are swept from ground to V+ (see the *Typical Operating Characteristics*). These switches are bidirectional, allowing NO_, NC_, and COM_ to be configured as either inputs or outputs.

Overvoltage Fault Protection

The MAX4906EF features +5.5V fault protection to all analog inputs. Fault protection prevents these switches from being damaged due to shorts to the USB bus voltage rail.

Charge-Pump Enable

The MAX4906EF features a charge-pump enable mode that improves the performance and the dynamic range of the device. The device features a $\overline{\sf QP}$ input that when driven high, turns the charge pump off and sets the

device in standby mode. When the device is in standby mode, the quiescent supply current is reduced to $3\mu A$ (max) and the switches remain operable. When \overline{QP} is driven low, the charge pump is enabled and the switches enter an improved high-performance mode.

Applications Information USB Switching

The MAX4906EF analog switch is fully compliant with the USB 2.0 specification. The low on-resistance and low on-capacitance of these switches make the device ideal for high-performance switching applications. The MAX4906EF is ideal for routing USB data lines (see Figure 7) and for applications that require switching between multiple USB hosts (see Figure 8). The MAX4906EF also features +5.5V fault protection to guard systems against shorts to the USB bus voltage that is recommended for all USB applications.

Ethernet Switching

The wide bandwidth of the MAX4906EF meets the needs of 10/100 Ethernet switching. The device switch the signals from two interface transformers and connect the signals to a single 10/100 Base-T Ethernet PHY, simplifying docking station design and reducing manufacturing costs.

±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. COM_ are further protected against static electricity. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD up to ±15kV without damage. The ESD structures withstand high ESD in normal operation, and when the device is powered down. After an ESD event, the MAX4906EF continues to function without latchup, whereas competing products can latch and must be powered down to restore functionality.

ESD protection can be tested in various ways. The ESD protection of COM_ are characterized for ±15kV (Human Body Model) using the MIL-STD-883.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

Figure 9a shows the Human Body Model and Figure 9b shows the current waveform it generates when discharged into a low impedance. This model consists of






Figure 7. USB Data Routing




Figure 8. Switching Between Multiple USB Hosts

a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a 1.5k $\!\Omega$ resistor.

Layout

High-speed switches require proper layout and design procedures for optimum performance. Keep design-controlled-impedance PC board traces as short as possible. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.




Figure 9a. Human Body ESD Test Model




Figure 9b. Human Body Current Waveform

Chip Information

PROCESS: BiCMOS

_Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
10 μDFN	L1022+1	<u>21-0164</u>

_Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/06	Initial release.	_
1	11/07	Changed the Electrical Characteristics table.	2, 4
2	3/09	Changed the <i>Electrical Characteristics</i> table to show QP = GND.	2, 3, 4

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ___

_ 13