1.8V, 15MHz Low-Offset, Low-Power, Rail-to-Rail I/O Op Amps

Absolute Maximum Ratings

IN+, IN-, OUT (V _{SS} - 0.3V) to (V _{DD} + 0.3V)	SOT23 (derate 3.9mW/°C above +70°C)312.6mW
V _{DD} to V _{SS} 0.3V to +6V	6-Pin Thin μDFN (Ultra-Thin LGA)
SHDN, CAL0.3V to +6V	(derate 2.1mW/°C above +70°C)110.2mW
Output to Short-Circuit Ground Duration	Operating Temperature Range40°C to +125°C
Continuous Input Current into Any Pin±20mA	Junction Temperature+150°C
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	Lead Temperature (soldering, 10s)+300°C
SC70 (derate 3.1mW/°C above +70°C)245mW	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

Thin µDFN (Ultra-Thin LGA)
Junction-to-Ambient Thermal Resistance (θ _{JA}) 470°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

Electrical Characteristics

 $(V_{DD}=3.3V,\,V_{SS}=0V,\,V_{IN+}=V_{IN-}=V_{DD}/2,\,R_L=10k\Omega$ to $V_{DD}/2,\,V_{\overline{CAL}}=V_{\overline{SHDN}}=V_{DD},\,T_A=-40^{\circ}C$ to +125°C. Typical values are at $T_A=+25^{\circ}C,\,$ unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC CHARACTERISTICS							
Input Voltage Range	VIN+ VIN-	Guaranteed by CMRR test		-0.1		VDD + 0.1	V
		T _A = +25°C	T _A = +25°C		10	50	
Input Offset Valtage (Nata 2)	\/oo	$T_A = -40^{\circ}C \text{ to } +12^{\circ}$	5°C after calibration			100	μV
Input Offset Voltage (Note 3)	Vos	$T_A = -40$ °C to	MAX44260/MAX44261			500	
		+125°C	MAX44259/MAX44263			800	
Input Offset Voltage Drift	Voc TO	MAX44260/MAX44	4261		0.8	5	μV/°C
(Note 3)	Vos - TC	MAX44259/MAX44	4263		1	8	
		T _A = +25°C	MAX44259/ MAX44260/MAX44261		0.01	0.5	
			MAX44263		0.01	0.5]
Input Bias Current (Note 3)	IB	$T_A = -40$ °C to $+85$ °C				10	рА
		TA = -40°C to	MAX44259/ MAX44260/MAX44261			100	
		+125°C	MAX44263			160	
Input Capacitance	CIN	<u>.</u>			0.4		рF
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -0.1V \text{ to } (V_{DD} + 0.1V)$		75	90		dB
Input Resistance	RIN	Common mode	$V_{CM} = -0.1V \text{ to}$ $(V_{DD} + 0.1V)$		10 ¹¹		Ω
		Differential mode			10 ¹²		

Electrical Characteristics (continued)

 $(V_{DD}=3.3V,\,V_{SS}=0V,\,V_{IN+}=V_{IN-}=V_{DD}/2,\,R_L=10k\Omega \text{ to }V_{DD}/2,\,V_{\overline{CAL}}=V_{\overline{SHDN}}=V_{DD},\,T_A=-40^{\circ}\text{C to }+125^{\circ}\text{C}.\,\text{Typical values are at }T_A=+25^{\circ}\text{C},\,\text{unless otherwise noted.}) \text{ (Note 2)}$

PARAMETER	SYMBOL	со	NDITIONS	MIN	TYP	MAX	UNITS
Open-Loop Gain		0.4V ≤ V _{OUT} ≤ V _{DD} - 0.4V,	MAX44259/ MAX44260/MAX44261	100	115		
		$R_{OUT} = 10k\Omega$	MAX44263	97	115		
	AOL	0.4V ≤ VOUT ≤ V _{DD} - 0.4V,	MAX44259/ MAX44260/MAX44261	91	100		dB
		$R_{OUT} = 600\Omega$	MAX44263	86	100		
		0.4V ≤ VOUT ≤ VDI	\sim - 0.4V, Rout = 32 Ω		80		
Output Short-Circuit Current	Isc	To V _{DD} or V _{SS}			50		mA
		$R_{OUT} = 10k\Omega$				20	
	VOL -	R _{OUT} = 600Ω				50	
	Vss	$R_{OUT} = 32\Omega$			400	700	
		$R_{OUT} = 10k\Omega$	MAX44259/ MAX44260/MAX44261			10	mV
Output Voltage Swing			MAX44263			10	
	V _{DD} - VOH	R _{OUT} = 600Ω	MAX44259/ MAX44260/MAX44261			40	
			MAX44263			50	1
		Rout = 32Ω			400	800	
AC CHARACTERISTICS							
Input Voltage-Noise Density	en	f = 10kHz			12.7		nV/√Hz
Input Current-Noise Density	in	f = 10kHz			1.2		fA/√Hz
Gain-Bandwidth Product	GBWP				15		MHz
Slew Rate	SR				7		V/µs
Settling Time		VOUT = 2VP-P, VDD = 3.3V, Av = 1V/V, C _L = 30pF (load), settle to 0.01%			1.7		μs
Capacitive Loading	CLOAD	No sustained osci	llation		300		pF
Total Harmonic Distortion	THD	$f = 10kHz, V_O = 2V$	$/_{P-P}$, $A_V = 1$, $R_{OUT} = 10$ k Ω		-110		dB
Output Transient Recovery Time		Δ V _{OUT} = 0.2V, V _{DD} = 3.3V, A _V = 1V/V; R _S = 20 Ω , C _L = 1nF (load)			1		μs
POWER-SUPPLY CHARACTERI	STICS						
Davier Chaply Dange	\/	Guaranteed by PSRR		1.8		5.5	.,
Power-Supply Range	V _{DD}	TA = 0°C to +70°C		1.7		5.5	V
Power-Supply Rejection Ratio	PSRR	V _{CM} = V _{DD} /2	MAX44259/MAX44260/ MAX44261	82	95		dB
			MAX44263	76	95		
Quiagant Current	lon	MAX44259/MAX44260/MAX44261			750	1200	
Quiescent Current	IDD	MAX44263 (per amplifier)			650	1100	μΑ
Shutdown Supply Current	ISHDN	(Note 4)				1	μΑ

Electrical Characteristics (continued)

 $(V_{DD}=3.3V, V_{SS}=0V, V_{IN+}=V_{IN-}=V_{DD}/2, R_L=10k\Omega$ to $V_{DD}/2, V_{\overline{CAL}}=V_{\overline{SHDN}}=V_{DD}, T_A=-40^{\circ}C$ to $+125^{\circ}C$. Typical values are at $T_A=+25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Shutdown Input Low	VIL	(Note 4)			0.5	V	
Shutdown Input High	VIH	(Note 4)	1.3			V	
Output Leakage Current in Shutdown	ISHDN	(Note 4)		100		рА	
Chartelesses Insent Dies Comment	1 /1	MAX44260			1		
Shutdown Input Bias Current	lı∟∕lıн	MAX44261			0.1	μΑ	
Shutdown Turn-On Time		$T_A = +25^{\circ}C \text{ (Note 3)}$		14.4	18.9		
(Note 4)	tSHDN	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Note 3)}$			26.7	μs	
T 0 T		$T_A = +25^{\circ}C \text{ (Note 3)}$		9.7	15.2		
Turn-On Time	ton	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Note 3)}$			18.4	ms	
CAL Turn-On Time (MAX44261 Only)	T _{CAL}	T _A = +25°C (Note 3)		10		ms	


Note 2: All devices are 100% production tested at $T_A = +25$ °C. Temperature limits are guaranteed by design.


Note 3: Guaranteed by design.


Note 4: MAX44259/MAX44260 only.

Typical Operating Characteristics


 $(V_{DD}=3.3V,\,V_{SS}=0V,\,V_{IN+}=V_{IN-}=V_{DD}/2,\,R_{L}=10k\Omega \text{ to }V_{DD}/2,\,V_{\overline{CAL}}=V_{\overline{SHDN}}=V_{DD},\,T_{A}=-40^{\circ}\text{C to }+125^{\circ}\text{C}.\,\text{Typical values are at }T_{A}=+25^{\circ}\text{C},\,\text{unless otherwise noted.}\,\,\text{All devices are }100\% \text{ production tested at }T_{A}=+25^{\circ}\text{C}.\,\,\text{Temperature limits are guaranteed by design.})$











 $(V_{DD}=3.3V,\ V_{SS}=0V,\ V_{IN+}=V_{IN-}=V_{DD}/2,\ R_L=10k\Omega\ to\ V_{DD}/2,\ V_{\overline{CAL}}=V_{\overline{SHDN}}=V_{DD},\ T_A=-40^{\circ}C\ to\ +125^{\circ}C.$ Typical values are at $T_A=+25^{\circ}C$, unless otherwise noted. All devices are 100% production tested at $T_A=+25^{\circ}C$. Temperature limits are guaranteed by design.)


















 $(V_{DD}=3.3V,\ V_{SS}=0V,\ V_{IN+}=V_{IN-}=V_{DD}/2,\ R_L=10k\Omega\ to\ V_{DD}/2,\ V_{\overline{CAL}}=V_{\overline{SHDN}}=V_{DD},\ T_A=-40^{\circ}C\ to\ +125^{\circ}C.$ Typical values are at $T_A=+25^{\circ}C$, unless otherwise noted. All devices are 100% production tested at $T_A=+25^{\circ}C$. Temperature limits are guaranteed by design.)





 $(V_{DD}=3.3V,\ V_{SS}=0V,\ V_{IN+}=V_{IN-}=V_{DD}/2,\ R_L=10k\Omega\ to\ V_{DD}/2,\ V_{\overline{CAL}}=V_{\overline{SHDN}}=V_{DD},\ T_A=-40^{\circ}C\ to\ +125^{\circ}C.$ Typical values are at $T_A=+25^{\circ}C$, unless otherwise noted. All devices are 100% production tested at $T_A=+25^{\circ}C$. Temperature limits are guaranteed by design.)



















 $(V_{DD}=3.3V,\,V_{SS}=0V,\,V_{IN+}=V_{IN-}=V_{DD}/2,\,R_L=10k\Omega \text{ to }V_{DD}/2,\,V_{\overline{CAL}}=V_{\overline{SHDN}}=V_{DD},\,T_A=-40^{\circ}\text{C to }+125^{\circ}\text{C}.\,\text{Typical values are at }T_A=+25^{\circ}\text{C},\,\text{unless otherwise noted.}\,\,\text{All devices are }100\% \text{ production tested at }T_A=+25^{\circ}\text{C}.\,\,\text{Temperature limits are guaranteed by design.})$












Pin Configurations



Pin Description

	PII	N			
MAX44259	MAX44260	MAX44261	MAX44263	NAME	FUNCTION
3	1	1	_	IN+	Positive Input
2	2	2	4	VSS	Negative Power Supply. Bypass with a 0.1µF capacitor to ground.
4	3	3		IN-	Negative Input
1	4	4		OUT	Output
_	_	5		CAL	Active-Low Calibrate Input
_	5	_	_	SHDN	Active-Low Shutdown
5	6	6	8	VDD	Positive Power Supply. Bypass with a 0.1µF capacitor to ground.
_	_	_	1	OUTA	Channel A Output
_	_	_	2	INA-	Channel A Negative Input
_		_	3	INA+	Channel A Positive Input
_			5	INB+	Channel B Positive Input
_		_	6	INB-	Channel B Negative Input
_	_	_	7	OUTB	Channel B Output

1.8V, 15MHz Low-Offset, Low-Power, Rail-to-Rail I/O Op Amps

Detailed Description

The MAX44259/MAX44260/MAX44261/MAX44263 are high-speed low-power op amps ideal for signal processing applications due to the device's high precision and low-noise CMOS inputs. The devices self-calibrate on power-up to eliminate effects of temperature and power-supply variation.

The MAX44260 also features a low-power shutdown mode that greatly reduces quiescent current while the device is not operational and recovers in 30µs.

The MAX44261 features a user-selectable self-calibration input that shuts down the device and allows it to be recalibrated at any time. The calibration routine takes 10ms.

Crossover Distortion

These op amps feature a low-noise integrated charge pump that creates an internal voltage rail 1V above V_{DD} , which is used to power the input differential pair of PMOS transistors as shown in Figure 1. Such a unique architecture eliminates crossover distortion common in traditional CMOS input architecture (Figure 2), especially when used in a noninverting configuration, such as for Sallen-Key filters.

The charge pump's operating frequency lies well above the unity-gain frequency of the amplifier. Thanks to its high-frequency operation and ultra-quiet circuitry, the charge pump generates little noise, does not require external components, and is entirely transparent to the user.




Figure 1. Comparing the Input Structure of the MAX44260 to Standard Op-Amp Inputs




Figure 2. Crossover Distortion of Typical Amplifiers

www.maximintegrated.com Maxim Integrated | 10

1.8V, 15MHz Low-Offset, Low-Power, Rail-to-Rail I/O Op Amps

Applications Information

Power-Up Autotrim

The ICs feature an automatic trim that self-calibrates the V_{OS} of these devices to less than $50\mu V$ of input offset voltage on power-up. This self-calibration feature allows the device to eliminate input offset voltage effects due to power supply and operating temperature variation simply by cycling its power. The autotrim sequence takes approximately 10ms to complete and is triggered by an internal power-on-reset (POR) circuitry. During this time, the inputs and outputs are put into high impedance and left unconnected. The MAX44261 can also be forced into a self-calibration cycle by pulling the \overline{CAL} input low for $1\mu s$. This input also puts the part into shutdown mode.

Shutdown Operation

The MAX44260 features an active-low shutdown mode that puts both inputs and outputs into high impedance and substantially lowers the quiescent current to less than $1\mu A$. Putting the output into high impedance allows multiple outputs to be multiplexed onto a single output line without the additional external buffers. The device does not self-calibrate when exiting shutdown mode

and retains its power-up trim settings. Figure 3 shows that the device also recovers from shutdown in under 30µs.

The MAX44261 features a recalibrate input that acts the same as the shutdown mode of the MAX44260. However, when the input is pulled low, the device goes through a self-calibration sequence again (Figure 3).

The shutdown logic levels of the devices are independent of supply, allowing the shutdown feature of the device to operate off of a 1.8V or 3.3V microcontroller, regardless of supply voltage.

Rail-to-Rail Input/Output

The input voltage range of the ICs extends 100mV above V_{DD} and below V_{SS} . The wide input common-mode voltage range allows the op amp to be used as a buffer and as a differential amplifier in a wide-variety of signal processing applications. Output voltage high/low is designed to be only 50mV above V_{SS} and below V_{DD} allowing maximum dynamic range in single-supply applications. The high output current and capacitance drive capability of the devices make them ideal as an ADC driver and a line driver.




Figure 3. CAL vs. SHDN Input Operation

1.8V, 15MHz Low-Offset, Low-Power, Rail-to-Rail I/O Op Amps

Input Bias Current

The ICs feature a high-impedance CMOS input stage and a specialized ESD structure that allows low-input bias current operation at low-input, common-mode voltages. Low-input bias current is useful when interfacing with high-ohmic sensors. It is also beneficial for designing transimpedance amplifiers for photodiode sensors. This makes these devices ideal for ground-referenced medical and industrial sensor applications.

Active Filters

The MAX44259/MAX44260/MAX44261/MAX44263 are ideal for a wide variety of active filter circuits that make use of their wide bandwidth, rail-to-rail input/output stages and high-impedance CMOS inputs. The *Typical Application Circuit* shows an example Sallen-Key active filter circuit with a corner frequency of 10kHz. At low frequencies, the amplifier behaves like a simple low-distortion noninverting buffer, while its high bandwidth gives excellent stopband attenuation above its corner frequency. See the *Typical Application Circuit*.

Driver for Interfacing with the MAX11645 ADC

The ICs' tiny size and low noise makes them a good fit for driving 12- to 16-bit resolution ADCs in space-constrained applications. The *Typical Application Circuit* shows the MAX44260 amplifier output connected to a lowpass filter driving the MAX11645 ADC. The MAX11645 is part of a family of 3V and 5V, 12-bit and 10-bit, 2-channel ADCs.

The MAX11645 offers sample rates up to 94ksps and measures two single-ended inputs or one differential input. These ADCs dissipate $670\mu A$ at the maximum sampling rate, but just $6\mu A$ at 1ksps and $0.5\mu A$ in shutdown. Offered in the ultra-tiny, $1.9 \text{mm} \times 2.2 \text{mm}$ WLP and $\mu MAX-8$ packages, the MAX11645 ADCs are an ideal fit to pair with the MAX44260/MAX44261/MAX44263 amplifiers in portable applications.

Where higher resolution is required, refer to the MAX1069 (14-bit) and MAX1169 (16-bit) ADC families.

Chip Information

PROCESS: BiCMOS

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX44259AUK+	-40°C to +125°C	5 SOT23	+AMFX
MAX44260AXT+	-40°C to +125°C	6 SC70	+AEB
MAX44260AYT+	-40°C to +125°C	6 Thin µDFN (Ultra-Thin LGA)	+AY
MAX44261 AXT+	-40°C to +125°C	6 SC70	+AEC
MAX44263AXA+	-40°C to +125°C	8 SC70	+AAG

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

1.8V, 15MHz Low-Offset, Low-Power, Rail-to-Rail I/O Op Amps

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
5 SOT23	U5N+4	21-0057	90-0174
6 SC70	X6SN+1	21-0077	90-0189
6 Thin μDFN (Ultra-Thin LGA)	Y61A1+1	21-0190	90-0233
8 SC70	X8CN+1	21-0460	90-0348

www.maximintegrated.com Maxim Integrated | 13

1.8V, 15MHz Low-Offset, Low-Power, Rail-to-Rail I/O Op Amps

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/11	Initial release	_
1	8/11	Added thin µDFN (ultra-thin LGA) package and updated slew rate and TOC 29	1, 2, 3, 8, 9, 12
2	10/11	Removed future product information from data sheet	12
3	2/12	Revised Electrical Characteristics and the Power-Up Autotrim section	2, 3, 11
4	7/12	Revised Electrical Characteristics and Typical Operating Characteristics	3, 6
5	10/12	Added the MAX44263 and revised the Electrical Characteristics, Pin Description, and Pin Configuration	1–17
6	12/12	Revised Typical Operating Characteristics	7
7	9/14	Added the MAX44259 to data sheet.	1–14
8	12/14	Revised General Description and Benefits and Features section	1
9	3/15	Revised Electrical Characteristics	2
10	8/19	Updated Electrical Characteristics	4

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.