## **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (V <sub>CC</sub> to V <sub>FF</sub> )12	2V
IN, IN_+, OUT_, EN(VEE - 0.3V) to (VCC + 0.3V)	√)
Output Short-Circuit Duration to V <sub>CC</sub> or V <sub>EE</sub> Continuou	JS
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
5-Pin SOT23 (derate 7.1mW/°C above +70°C)	W
8-Pin SO (derate 5.9mW/°C above +70°C)471m	W

8-Pin µMAX (derate 4.1mW/°C above +70°C)	330mW
14-Pin SO (derate 8.3mW/°C above +70°C)	667mW
16-Pin QSOP (derate 8.3mW/°C above +70°C)	667mW
Operating Temperature Range40	°C to +85°C
Storage Temperature Range65°	C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or at any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = 5V, V<sub>EE</sub> = 0, EN\_ = 5V, R<sub>L</sub> =  $\infty$  to V<sub>CC</sub>/2, V<sub>OUT</sub> = V<sub>CC</sub>/2, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	ТҮР	MAX	UNITS
Input Common-Mode Voltage Range	VCM	Guaranteed by CMRF	V <sub>EE</sub> - 0.20		V <sub>CC</sub> - 2.25	V	
Input Offset Voltage (Note 2)	Vos				4	20	mV
Input Offset Voltage Temperature Coefficient	TC <sub>VOS</sub>				8		µV/°C
Input Offset Voltage Matching		Any channels for MAX MAX4020	(4016/MAX4018/		±1		mV
Input Bias Current	IB	(Note 2)			5.4	20	μA
Input Offset Current	los	(Note 2)			0.1	20	μA
Input Resistance	RIN	Differential mode (-1V	$' \le V_{IN} \le +1V)$		70		kΩ
input nesistance	NIN	Common mode (-0.2)	$l \leq V_{CM} \leq +2.75V)$		3		MΩ
Common-Mode Rejection Ratio	CMRR	$(V_{EE} - 0.2V) \le V_{CM} \le ($	70	100		dB	
	Avol	$0.25V \le V_{OUT} \le 4.75V$		61			
Open-Loop Gain (Note 2)		$0.5V \le V_{OUT} \le 4.5V, F$	52	59		dB	
		$1.0V \le V_{OUT} \le 4V, R_L = 50\Omega$			57		]
		$R_{l} = 2k\Omega$	V <sub>CC</sub> - V <sub>OH</sub>		0.06		
		$\Pi L = 2K22$	V <sub>OL</sub> - V <sub>EE</sub>		0.06		1
		D: 1500	V <sub>CC</sub> - V <sub>OH</sub>		0.30		]
Output Voltage Swing		$R_L = 150\Omega$	Vol - Vee		0.30		V
(Note 2)	Vout	$R_{l} = 75\Omega$	V <sub>CC</sub> - V <sub>OH</sub>		0.6	1.5	1 <sup>v</sup>
		nL = 7.022	VOL - VEE		0.6	1.5	1
		$R_L = 75\Omega$	V <sub>CC</sub> - V <sub>OH</sub>		1.1	2.0	1
	t		V <sub>OL</sub> - V <sub>EE</sub>		0.05	0.50	1
Outout Ourrent	10.17	$R_L = 20\Omega$ to V <sub>CC</sub> or	$T_A = +25^{\circ}C$	±70	±120		
Output Current	IOUT	VEE	$T_A = T_{MIN}$ to $T_{MAX}$	±60			mA
Output Short-Circuit Current	ISC	Sinking or sourcing		±150		mA	
Open-Loop Output Resistance	ROUT				8		Ω

## DC ELECTRICAL CHARACTERISTICS (continued)

(V<sub>CC</sub> = 5V, V<sub>EE</sub> = 0, EN\_ = 5V, R<sub>L</sub> =  $\infty$  to V<sub>CC</sub>/2, V<sub>OUT</sub> = V<sub>CC</sub>/2, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$V_{CC} = 5V, V_{EE} = 0, V_{CM} = 2.0V$	46	57		
Power-Supply Rejection Ratio (Note 3)	PSRR	$V_{CC} = 5V, V_{EE} = -5V, V_{CM} = 0$	54	66		dB
		$V_{CC} = 3.3V, V_{EE} = 0, V_{CM} = 0.90V$		45		
Operating Supply-Voltage Range	VS	VCC to VEE	3.15		11.0	V
Disabled Output Resistance	ROUT (OFF)	$EN_{-} = 0, 0 \le V_{OUT} \le 5V$ (Note 4)	28	35		kΩ
EN_ Logic-Low Threshold	VIL				V <sub>CC</sub> - 2.6	V
EN_ Logic-High Threshold	VIH		V <sub>CC</sub> - 1.6			V
EN_ Logic Input Low Current	IIL	$(V_{EE} + 0.2V) \le EN_{\le} \le V_{CC}$		0.5		
EN_ LOGIC INPUT LOW CUITERI	ΠL	EN_ = 0		200	400	μA
EN_ Logic Input High Current	Ін	EN_ = 5V		0.5	10	μA
Quiescent Supply Current		Enabled		5.5	7.0	mA
(per Amplifier)		MAX4018, disabled (EN_ = 0)		0.40	0.65	

## AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V, V_{EE} = 0, V_{CM} = 2.5V, EN_{-} = 5V, R_F = 24\Omega, R_L = 100\Omega$  to  $V_{CC}/2, V_{OUT} = V_{CC}/2, A_{VCL} = 1, T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	COND	CONDITIONS		ТҮР	MAX	UNITS
			MAX4012		200		
Small-Signal -3dB Bandwidth	BW <sub>SS</sub>	$V_{OUT} = 20mV_{P-P}$	MAX4016/MAX4018/ MAX4020		150		MHz
Large-Signal -3dB Bandwidth	BW <sub>LS</sub>	Vout = 2V <sub>P-P</sub>			140		MHz
Bandwidth for 0.1dB Gain Flatness	BW0.1dB	Vout = 20mVp-p (Note	ə 5)	6	30		MHz
Slew Rate	SR	V <sub>OUT</sub> = 2V step			600		V/µs
Settling Time to 0.1%	ts	Vout = 2V step			45		ns
Rise/Fall Time	t <sub>R</sub> , t <sub>F</sub>	$V_{OUT} = 100 m V_{P-P}$			1		ns
Spurious-Free Dynamic Range	SFDR	$f_{C} = 5MHz, V_{OUT} = 2V$	P-P		-78		dBc
			2nd harmonic		-78		
		$f_{\rm C} = 5 \rm MHz,$	3rd harmonic		-82		dBc
Harmonic Distortion	HD VOUT	$V_{OUT} = 2V_{P-P}$	Total harmonic distortion		-75		dB
Two-Tone, Third-Order Intermodulation Distortion	IP3	f1 = 10.0MHz, f2 = 10.	.1MHz, V <sub>OUT</sub> = 1V <sub>P-P</sub>		35		dBc
Input 1dB Compression Point		$f_{C} = 10MHz, A_{VCL} = 2$	$f_{\rm C} = 10 {\rm MHz}, {\rm A}_{\rm VCL} = 2$				dBm
Differential Phase Error	DP	NTSC, R <sub>L</sub> = $150\Omega$			0.02		degrees
Differential Gain Error	DG	NTSC, R <sub>L</sub> = $150\Omega$			0.02		%
Input Noise-Voltage Density	en	f = 10kHz			10		nV/√Hz
Input Noise-Current Density	in	f = 10kHz			1.3		pA/√Hz
Input Capacitance	CIN				1		pF
Disabled Output Capacitance	COUT (OFF)	MAX4018, EN_ = 0			2		pF
Output Impedance	Zout	f = 10MHz		6		Ω	
Amplifier Enable Time	ton	MAX4018		100		ns	
Amplifier Disable Time	toff	MAX4018		1		μs	
Amplifier Gain Matching		MAX4016/MAX4018/W f = 10MHz, V <sub>OUT</sub> = 20		0.1		dB	
Amplifier Crosstalk	X <sub>TALK</sub>	MAX4016/MAX4018/W f = 10MHz, V <sub>OUT</sub> = 2V		-95		dB	

Note 1: The MAX4012EUT is 100% production tested at  $T_A = +25$ °C. Specifications over temperature limits are guaranteed by design.


Note 2: Tested with  $V_{CM} = 2.5V$ .

**Note 3:** PSR for single 5V supply tested with  $V_{EE} = 0$ ,  $V_{CC} = 4.5V$  to 5.5V; for dual ±5V supply with  $V_{EE} = -4.5V$  to -5.5V,  $V_{CC} = 4.5V$  to 5.5V; and for single 3.3V supply with  $V_{EE} = 0$ ,  $V_{CC} = 3.15V$  to 3.45V.


**Note 4:** Does not include the external feedback network's impedance.

Note 5: Guaranteed by design.


4



MAX4012/MAX4016/MAX4018/MAX4020








## **Typical Operating Characteristics (continued)**

(V<sub>CC</sub> = 5V, V<sub>EE</sub> = 0, A<sub>VCL</sub> = 1, R<sub>F</sub> =  $24\Omega$ , R<sub>L</sub> =  $100\Omega$  to V<sub>CC</sub>/2, T<sub>A</sub> =  $+25^{\circ}$ C, unless otherwise noted.)

MAX4012/MAX4016/MAX4018/MAX4020



## \_Pin Description

		PIN	1					
MAX4012	MAX4012	MAX4016 SO/µMAX	MAX4018		1018 MAX4020		NAME	FUNCTION
SO-8	SOT23	30/μινίΑλ	SO	QSOP	SO	QSOP		
1, 5, 8	_	—	—	8, 9	_	8, 9	N.C.	No Connection. Not internally connected. Tie to ground or leave open.
6	1	_	_	_	_		OUT	Amplifier Output
4	2	4	11	13	11	13	V <sub>EE</sub>	Negative Power Supply or Ground (in single- supply operation)
3	3	_	_	_	_	_	IN+	Noninverting Input
2	4	_	_	_	_	_	IN-	Inverting Input
7	5	8	4	4	4	4	VCC	Positive Power Supply
_	_	1	7	7	1	1	OUTA	Amplifier A Output
_	—	2	6	6	2	2	INA-	Amplifier A Inverting Input
_	—	3	5	5	3	3	INA+	Amplifier A Noninverting Input
_	—	7	8	10	7	7	OUTB	Amplifier B Output
_	—	6	9	11	6	6	INB-	Amplifier B Inverting Input
_	—	5	10	12	5	5	INB+	Amplifier B Noninverting Input
_	—	—	14	16	8	10	OUTC	Amplifier C Output
_	—	—	13	15	9	11	INC-	Amplifier C Inverting Input
	—	—	12	14	10	12	INC+	Amplifier C Noninverting Input
_	—	—	_	—	14	16	OUTD	Amplifier D Output
	—	—	_	—	13	15	IND-	Amplifier D Inverting Input
_	—	—	_	—	12	14	IND+	Amplifier D Noninverting Input
	—	—	_	—	_	_	EN	Enable Amplifier
_	—	—	1	1	_	_	ENA	Enable Amplifier A
	—	—	3	3		—	ENB	Enable Amplifier B
_	—	—	2	2	_		ENC	Enable Amplifier C

## **Detailed Description**

The MAX4012/MAX4016/MAX4018/MAX4020 are single-supply, rail-to-rail, voltage-feedback amplifiers that employ current-feedback techniques to achieve 600V/µs slew rates and 200MHz bandwidths. Excellent harmonic distortion and differential gain/phase performance make these amplifiers an ideal choice for a wide variety of video and RF signal-processing applications.

The output voltage swing comes to within 50mV of each supply rail. Local feedback around the output stage assures low open-loop output impedance to reduce gain sensitivity to load variations. This feedback also produces demand-driven current bias to the output transistors for  $\pm 120$ mA drive capability, while constraining total supply current to less than 7mA. The input stage permits common-mode voltages beyond the negative supply and to within 2.25V of the positive supply rail.

## **Applications Information**

#### **Choosing Resistor Values**

#### Unity-Gain Configuration

The MAX4012/MAX4016/MAX4018/MAX4020 are internally compensated for unity gain. When configured for unity gain, the devices require a  $24\Omega$  resistor (RF) in series with the feedback path. This resistor improves AC response by reducing the Q of the parallel LC circuit formed by the parasitic feedback capacitance and inductance.

#### *Inverting and Noninverting Configurations* Select the gain-setting feedback (R<sub>F</sub>) and input (R<sub>G</sub>)

resistor values to fit your application. Large resistor values increase voltage noise and interact with the amplifier's input and PC board capacitance. This can generate undesirable poles and zeros and decrease bandwidth or cause oscillations. For example, a noninverting gain-of-two configuration (RF = RG) using  $1k\Omega$ resistors, combined with 1pF of amplifier input capacitance and 1pF of PC board capacitance, causes a pole at 159MHz. Since this pole is within the amplifier bandwidth, it jeopardizes stability. Reducing the  $1k\Omega$  resistors to  $100\Omega$  extends the pole frequency to 1.59GHz, but could limit output swing by adding  $200\Omega$  in parallel with the amplifier's load resistor. Table 1 shows suggested feedback, gain resistors, and bandwidth for several gain values in the configurations shown in Figures 1a and 1b.

#### Layout and Power-Supply Bypassing

These amplifiers operate from a single 3.3V to 11V power supply or from dual supplies to  $\pm 5.5$ V. For single-supply operation, bypass V<sub>CC</sub> to ground with a 0.1µF capacitor as close to the pin as possible. If operating with dual supplies, bypass each supply with a 0.1µF capacitor.




Figure 1a. Noninverting Gain Configuration




Figure 1b. Inverting Gain Configuration



10

Maxim recommends using microstrip and stripline techniques to obtain full bandwidth. To ensure that the PC board does not degrade the amplifier's performance, design it for a frequency greater than 1GHz. Pay careful attention to inputs and outputs to avoid large parasitic capacitance. Whether or not you use a constantimpedance board, observe the following guidelines when designing the board:

- Don't use wire-wrap boards because they are too inductive.
- Don't use IC sockets because they increase parasitic capacitance and inductance.
- Use surface-mount instead of through-hole components for better high-frequency performance.
- Use a PC board with at least two layers; it should be as free from voids as possible.
- Keep signal lines as short and as straight as possible. Do not make 90° turns; round all corners.

#### Rail-to-Rail Outputs, Ground-Sensing Input

The input common-mode range extends from (V<sub>EE</sub> - 200mV) to (V<sub>CC</sub> - 2.25V) with excellent commonmode rejection. Beyond this range, the amplifier output is a nonlinear function of the input, but does not undergo phase reversal or latchup. The output swings to within 60mV of either powersupply rail with a  $2k\Omega$  load. The input ground-sensing and the rail-to-rail output substantially increase the dynamic range. With a symmetric input in a single 5V application, the input can swing 2.95VP-P, and the output can swing 4.9VP-P with minimal distortion.

#### **Enable Input and Disabled Output**

The enable feature (EN\_) allows the amplifier to be placed in a low-power, high-output-impedance state. Typically, the EN\_ logic low input current (IIL) is small. However, as the EN voltage (VIL) approaches the negative supply rail, IIL increases (Figure 2). A single resistor connected as shown in Figure 3 prevents the rise in the logic-low input current. This resistor provides a feedback mechanism that increases VIL as the logic input is brought to VEE. Figure 4 shows the resulting input current (IIL).

When the MAX4018 is disabled, the amplifier's output impedance is  $35k\Omega$ . This high resistance and the low 2pF output capacitance make this part ideal in RF/video multiplexer or switch applications. For larger arrays, pay careful attention to capacitive loading. See the *Output Capacitive Loading and Stability* section for more information.

COMPONENT	GAIN (V/V)									
	+1	-1	+2	-2	+5	-5	+10	-10	+25	-25
$R_F(\Omega)$	24	500	500	500	500	500	500	500	500	1200
$R_{G}\left(\Omega\right)$	~~~	500	500	250	124	100	56	50	20	50
R <sub>S</sub> (Ω)	_	0	_	0	_	0	_	0	_	0
R <sub>TIN</sub> (Ω)	49.9	56	49.9	62	49.9	100	49.9	∞	49.9	~
R <sub>TO</sub> (Ω)	49.9	49.9	49.9	49.9	49.9	49.9	49.9	49.9	49.9	49.9
Small-Signal -3dB Bandwidth (MHz)	200	90	105	60	25	33	11	25	6	10

## **Table 1. Recommended Component Values**

**Note:**  $R_L = R_O + R_{TO}$ ;  $R_{TIN}$  and  $R_{TO}$  are calculated for 50 $\Omega$  applications. For 75 $\Omega$  systems,  $R_{TO} = 75\Omega$ ; calculate  $R_{TIN}$  from the following equation:

$$R_{\text{TIN}} = \frac{75}{1 - \frac{75}{R_{\text{G}}}} \Omega$$




Figure 2. Enable Logic-Low Input Current vs. VIL




Figure 4. Enable Logic-Low Input Current vs.  $V_{IL}$  with  $10k\Omega$  Series Resistor




Figure 3. Circuit to Reduce Enable Logic-Low Input Current

To implement the mux function, the outputs of multiple amplifiers can be tied together, and only the amplifier with the selected input will be enabled. All of the other amplifiers will be placed in the low-power shutdown mode, with their high output impedance presenting very little load to the active amplifier output. For gains of +2 or greater, the feedback network impedance of all the amplifiers used in a mux application must be considered when calculating the total load on the active amplifier output

**Output Capacitive Loading and Stability** The MAX4012/MAX4016/MAX4018/MAX4020 are optimized for AC performance. They are not designed to drive highly reactive loads, which decreases phase margin and may produce excessive ringing and oscillation. Figure 5 shows a circuit that eliminates this problem. Figure 6 is a graph of the optimal isolation resistor (Rs) vs. capacitive load. Figure 7 shows how a capacitive load causes excessive peaking of the amplifier's frequency response if the capacitor is not isolated from the amplifier by a resistor. A small isolation resistor (usually  $20\Omega$  to  $30\Omega$ ) placed before the reactive load prevents ringing and oscillation. At higher capacitive loads, AC performance is controlled by the interaction of the load capacitance and the isolation resistor. Figure 8 shows the effect of a  $27\Omega$  isolation resistor on closed-loop response.

Coaxial cable and other transmission lines are easily driven when properly terminated at both ends with their characteristic impedance. Driving back-terminated transmission lines essentially eliminates the line's capacitance.

M/IXI/M




Figure 5. Driving a Capacitive Load through an Isolation Resistor




Figure 7. Small-Signal Gain vs. Frequency with Load Capacitance and No Isolation Resistor




Figure 6. Capacitive Load vs. Isolation Resistance





Figure 8. Small-Signal Gain vs. Frequency with Load Capacitance and 27  $\Omega$  Isolation Resistor



Pin Configurations (continued)

M/IXI/M

## Chip Information


MAX4012 TRANSISTOR COUNT: 95 MAX4016 TRANSISTOR COUNT: 190 MAX4018 TRANSISTOR COUNT: 299 MAX4020 TRANSISTOR COUNT: 362

## **Ordering Information (continued)**

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX4018ESD	-40°C to +85°C	14 SO	—
MAX4018EEE	-40°C to +85°C	16 QSOP	_
MAX4020ESD	-40°C to +85°C	14 SO	_
MAX4020EEE	-40°C to +85°C	16 QSOP	—


## **Package Information**


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



## **Package Information (continued)**


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)





## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

Printed USA

**MAXIM** is a registered trademark of Maxim Integrated Products.

17