Absolute Maximum Ratings

| All voltages with respect to GND. V _{CC} , RE, DE, DI0.3V to +6V | Continuous Power Dissipation (T _A = +70°C) 8-Pin SOT (derate 9.7mW/°C above +70°C) |
|--|--|
| Receiver Input Voltages, Driver Output | Operating Temperature Range |
| Voltages (A, B)8V to +13V | MAX3362E40°C to +85°C |
| Receiver Input Current, Driver Output | MAX3362A40°C to +125°C |
| Current (A, B)250mA | Storage Temperature Range65°C to +150°C |
| IV _A - V _B I+8V | Junction Temperature+150°C |
| Receiver Output Voltage (RO)0.3V to (V _{CC} + 0.3V) | Lead Temperature (soldering, 10s)+300°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}C.)$ (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | |
|--|-------------------|---|------|-----|------|-------|--|
| DRIVER | | | | | | | |
| | | Figure 1, $R_L = 100\Omega$ (RS-422) (extended temperature range) | 2.0 | | | | |
| Differential Driver Output | V _{OD} | Figure 1, $R_L = 100\Omega$ (automotive temperature range) | 1.5 | | | V | |
| | | Figure 1, $R_L = 54\Omega$ (RS-485) (extended temperature range) | 1.5 | | | | |
| Change in Magnitude of Differential Output Voltage | ΔV _{OD} | Figure 1, $R_L = 54\Omega$ or 100Ω (Note 3) | | | 0.2 | V | |
| Driver Common-Mode Output Voltage | Voc | Figure 1, $R_L = 54\Omega$ or 100Ω | | | 3 | ٧ | |
| Change In Magnitude of Common-Mode Voltage | ΔV _{OC} | Figure 1, $R_L = 54\Omega$ or 100Ω (Note 3) | | | 0.2 | V | |
| Input High Voltage | VIH | DE, DI, RE | 2.0 | | | V | |
| Input Low Voltage | V _I L | DE, DI, RE | | | 0.8 | V | |
| Input Hysteresis | V _H YS | DE, DI, RE | | 50 | | mV | |
| Input Current (DE, DI, RE) | I _{IN} | $0 \le V_{IN} \le 5V$ | | | ±1 | μΑ | |
| Driver Short-Circuit Output | | 0 ≤ V _{OUT} ≤ 12V (Note 4) | | | +250 | mA | |
| Current | losp | -7V ≤ V _{OUT} ≤ V _{CC} (Note 4) | -250 | | | IIIA | |
| Driver Short-Circuit Foldback | loope | (V _{CC} - 1V) ≤ V _{OUT} ≤ 12V (Note 4) | +25 | | | mA | |
| Output Current | losdf | -7V ≤ V _{OUT} ≤ 1V (Note 4) | | | -25 | IIIA | |

DC Electrical Characteristics (continued)

 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}C.)$ (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS |
|--|-----------------|--|------------------------|---------------------|-------|-------|-------|
| Thermal Shutdown Threshold | V _{TS} | | | | 150 | | °C |
| Thermal Shutdown Hysteresis | VTSH | | | | 10 | | °C |
| RECEIVER | | | | | | | |
| Receiver Differential Threshold Voltage | V _{TH} | -7V ≤ V _{CM} ≤ 12V | | -200 | 0 | +200 | mV |
| Receiver Input Hysteresis | ΔV_{TH} | $V_A + V_B = 0$ | | | 25 | | mV |
| Receiver Output High Voltage | VoH | $I_O = -1$ mA, $V_A - V_B = V_{TH}$ | | V _{CC} - 0 | .4 | | V |
| Receiver Output Low Voltage | V _{OL} | $I_O = 1mA$, $V_A - V_B = -V_{TH}$ | | | | 0.4 | V |
| Three-State Output Current at Receiver | lozr | $0 \le V_O \le V_{CC}$ | | | | ±1 | μΑ |
| Receiver Input Resistance | R _{IN} | V _{CM} = 12V | | 96 | | | kΩ |
| Deceiver Insput Coursest | I _{IN} | DE = GND, | V _{IN} = +12V | | | 125 | |
| Receiver Input Current | | $V_{CC} = GND \text{ or } 3.465V$ $V_{IN} = -7V$ | $V_{IN} = -7V$ | -100 | | | μΑ |
| Receiver Output Short-Circuit Current | Iosr | 0 ≤ V _{RO} ≤ V _{CC} | | | | ±150 | mA |
| POWER SUPPLY | • | | | • | | | |
| Supply Voltage | Vcc | | | 3.135 | 3.300 | 3.465 | V |
| Supply Current in Normal Operation (Static Condition) | IQ | No load, DI = V _{CC} or GND | | | 1.7 | 3 | mA |
| Supply Current in Shutdown Mode | ISHDN | DE = GND, RE = V _{CC} | | | 1 | 10 | μΑ |

Switching Characteristics

 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}C.)$ (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------------|-------------------|--|-----|-----|------|-------|
| Driver Propagation Delay | tpdlh | Figures 2 and 3, | | | 50 | ns |
| Driver Fropagation Delay | t _{PDHL} | $R_L = 54\Omega$, $C_L = 50pF$ | | | 50 | 115 |
| Driver Differential Output | t _{DR} | Figures 2 and 3, | | | 12.5 | ns |
| Rise or Fall Time | tDF | $R_L = 54\Omega$, $C_L = 50pF$ | | | 12.5 | 115 |
| Driver Output Skew | tDSKEW | Figures 2 and 3, R _L = 54Ω , C _L = 50 pF tDSKEW = $ t_{PDLH} - t_{PDHL} $ | | | 6 | ns |
| Maximum Data Rate | f _{MAX} | | 20 | | | Mbps |
| Driver Enable to Output Low | tPDZL | Figure 4, $R_L = 500\Omega$, $C_L = 50pF$ | | | 100 | ns |
| Driver Disable Time from Low | tPDLZ | Figure 4, $R_L = 500\Omega$, $C_L = 50pF$ | | | 100 | ns |
| Driver Disable Time from High | tPDHZ | Figure 5, $R_L = 500\Omega$, $C_L = 50pF$ | | | 100 | ns |

Switching Characteristics (continued)


 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}C.)$ (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|-------------------|--|-----|------|----------|-------|
| Driver Enable to Output High | tpDZH | Figure 5, $R_L = 500\Omega$, $C_L = 50pF$ | | | 100 | ns |
| Receiver Propagation Delay | tprlh tprhl | Figure 6, C _L = 15pF | | | 50 50 | ns |
| Receiver Output Skew | trskew | Figure 6, C _L = 15pF trskew = tprlh - tprhL | | | 6 | ns |
| Receiver Enable to Output Low | tprzl | Figure 7, $R_L = 1k\Omega$, $C_L = 15pF$ | | | 100 | ns |
| Receiver Enable to Output High | tprzh | Figure 7, $R_L = 1k\Omega$, $C_L = 15pF$ | | | 100 | ns |
| Receiver Disable Time from Low | tprlz | Figure 7, $R_L = 1k\Omega$, $C_L = 15pF$ | | | 100 | ns |
| Receiver Disable Time from High | t _{PRHZ} | Figure 7, $R_L = 1k\Omega$, $C_L = 15pF$ | | | 100 | ns |
| Time to Shutdown | tsD | (Note 5) | 50 | | 600 | ns |
| Driver Enable from Output High to Shutdown | t _{PDHS} | | 50 | | 600 | ns |
| Driver Enable from Output Low to Shutdown | tpdls | | 50 | | 600 | ns |
| Receiver Enable from Output High to Shutdown | t _{PRHS} | | 50 | | 600 | ns |
| Receiver Enable from Output Low to Shutdown | tprls | | 50 | | 600 | ns |
| Time to Normal Operation | t _{NO} | (Note 6) | | 1500 | 3000 | ns |
| Driver Enable from Shutdown to Output High | tpDSH | Figure 5 $R_L = 500\Omega$, $C_L = 50pF$ | | 1500 | 3000 | ns |
| Driver Enable from Shutdown to Output Low | tPDSL | Figure 4 $R_L = 500\Omega$, $C_L = 50pF$ | | 1500 | 3000 | ns |
| Receiver Enable from Shutdown to Output High | tprsh | Figure 7 $R_L = 1k\Omega$, $C_L = 15pF$ | | 1500 | 3000 | ns |
| Receiver Enable from Shutdown to Output Low | tprsl | Figure 7 $R_L = 1k\Omega$, $C_L = 15pF$ | | 1500 | 3000 | ns |

- **Note 1:** Devices production tested at +25°C. Over-temperature limits are guaranteed by design.
- Note 2: All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to device ground, unless otherwise noted.
- Note 3: ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC} , respectively, when the DI input changes state.
- **Note 4:** The short-circuit output current applies to peak current just prior to foldback-current limiting; the short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.
- Note 5: Shutdown is enabled by bringing RE high and DE low. If the enable inputs are in this state for less than 50ns, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 600ns, the device is guaranteed to have entered shutdown.
- **Note 6:** Transition time from shutdown mode to normal operation.


Typical Operating Characteristics


 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)


 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$









UNLOADED DRIVER OUTPUT WAVEFORM








DRIVER PROPAGATION DELAY



RECEIVER PROPAGATION DELAY



Pin Description

| | • | |
|-----|------|--|
| PIN | NAME | DESCRIPTION |
| 1 | RO | Receiver Output. RO is high if the receiver input differential (A-B) ≥ 200mV and the receiver is enabled (RE is low). RO is low if the receiver input differential (A-B) ≤ -200mV and the receiver is enabled. |
| 2 | RE | Receiver Output Enable. Driving $\overline{\text{RE}}$ low enables RO. RO is high impedance when $\overline{\text{RE}}$ is high. Drive $\overline{\text{RE}}$ high and DE low (disable both receiver and driver outputs) to enter low-power shutdown mode. |
| 3 | DE | Driver Output Enable. Driving DE high enables driver outputs. These outputs are high impedance when DE is low. Drive $\overline{\text{RE}}$ high and DE low (disable both receiver and driver outputs) to enter low-power shutdown mode. |
| 4 | DI | Driver Input. Driving DI low forces the noninverting output low and inverting output high, when the driver is enabled (DE is high). Driving DI high forces the noninverting output high and inverting output low. |
| 5 | GND | Ground |
| 6 | А | Noninverting Receiver Input and Noninverting Driver Output |
| 7 | В | Inverting Receiver Input and Inverting Driver Output |
| 8 | Vcc | Supply Voltage. V _{CC} = 3.3V ±5%. Bypass V _{CC} to GND with a 0.1µF capacitor. |




Figure 1. Driver DC Test Load




Figure 3. Driver Propagation Delay




Figure 2. Driver Timing Test Circuit




Figure 4. Driver Enable and Disable Times (tpDSL, tpDZL, tpDLS, tpDLS)




Figure 5. Driver Enable and Disable Times (tpDsH, tpDHs, tpDHs, tpDHs)




Figure 6. Receiver Propagation Delays




Figure 7. Receiver Enable and Disable Times

Detailed Description

The MAX3362 low-power, high-speed transceiver for RS-485/RS-422 communication operates from a single +3.3V power supply. The device contains one differential line driver and one differential line receiver. The driver and receiver may be independently enabled. When disabled, outputs enter a high-impedance state.

The transceiver guarantees data rates up to 20Mbps, with an output skew of less than 6ns. This low skew time makes the MAX3362 ideal for multidrop clock/data

distribution applications, such as cellular base stations. Driver and receiver propagation delays are below 50ns. The output level is guaranteed at 1.5V on a standard 54Ω load.

The device has a hot-swap feature that eliminates false transitions on the data cable during circuit initialization. Also, drivers are short-circuit current limited and are protected against excessive power dissipation by thermal shutdown circuitry.

The MAX3362 has a 1/8-unit-load receiver input impedance, allowing up to 256 transceivers to be connected

Table 1. Transmitter Functional Table

| TRANSMITTING | | | | | | | |
|----------------|----|----|----------|--------|--|--|--|
| INPUTS OUTPUTS | | | | | | | |
| RE | DE | DI | А | В | | | |
| Χ | 1 | 1 | 1 | 0 | | | |
| Χ | 1 | 0 | 0 | 1 | | | |
| 0 | 0 | Χ | High Z | High Z | | | |
| 1 | 0 | Χ | Shutdown | | | | |

Table 2. Receiver Functional Table

| RECEIVING | | | | | | | |
|-----------|--------|----------|----------|--|--|--|--|
| | OUTPUT | | | | | | |
| RE | DE | A – B | RO | | | | |
| 0 | X | ≥ 200mV | 1 | | | | |
| 0 | X | ≤ -200mV | 0 | | | | |
| 1 | 1 | X | High-Z | | | | |
| 1 | 0 | Х | Shutdown | | | | |

simultaneously on a bus. The MAX3362 is designed for half-duplex communication.

Driver

The driver transfers single-ended input (DI) to differential outputs (A, B). The driver enable (DE) input controls the driver. When DE is high, driver outputs are enabled. These outputs are high impedance when DE is low.

When the driver is enabled, setting DI low forces the noninverting output (A) low and inverting output (B) high. Conversely, drive DI high to force noninverting output high and inverting output low (Table 1).

Drive RE high and DE low (disable both receiver and driver outputs) to enter low-power shutdown mode.

Receiver

The receiver reads differential inputs from the bus lines (A, B) and transfers this data as a single-ended output (RO). The receiver enable (\overline{RE}) input controls the receiver. Drive \overline{RE} low to enable the receiver. Driving \overline{RE} high places RO into a high-impedance state.

When the receiver is enabled, RO is high if (A-B) \geq 200mV. RO is low if (A-B) \leq -200mV.

Drive $\overline{\text{RE}}$ high and DE low (disable both receiver and driver outputs) to enter low-power shutdown mode.

Hot-Swap Capability

Hot-Swap Input

When circuit boards are inserted into a hot or powered backplane, disturbances to the enable and differential receiver inputs can lead to data errors. Upon initial circuit board insertion, the processor undergoes its power-up sequence. During this period, the output drivers are high impedance and are unable to drive the DE input of the MAX3362 to a defined logic level. Leakage currents up to 10µA from the high-impedance output could cause DE to drift to an incorrect logic state. Additionally, parasitic circuit board capacitance could cause coupling of VCC or GND to DE. These factors could improperly enable the driver.

When V_{CC} rises, an internal pulldown circuit holds DE low for at least 10 μ s and until the current into DE exceeds 200 μ A. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

Hot-Swap Input Circuitry

The MAX3362 enable inputs feature hot-swap capability. At the input there are two NMOS devices, M1 and M2 (Figure 8). When VCC ramps from 0, an internal 10µs timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a 300µA current sink, and M1, a 30 μ A current sink, pull DE to GND through an 8k Ω resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100pF that may drive DE high. After 10µs, the timer deactivates M2 while M1 remains on, holding DE low against threestate leakages that may drive DE high. M1 remains on until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off, DE reverts to a standard, highimpedance CMOS input. Whenever VCC drops below 1V, the hot-swap input is reset.

For RE there is a complementary circuit employing two PMOS devices pulling RE to VCC.

Hot-Swap Line Transient

The circuit of Figure 9 shows a typical offset termination used to guarantee a greater than 200mV offset when a line is not driven (the 50pF represents the minimum parasitic capacitance that would exist in a typical application). During a hot-swap event when the driver is connected to the line and is powered up the driver must not cause the differential signal to drop below 200mV. Figures 10, 11, and 12 show the results of the




Figure 8. Simplified Structure of the Driver Enable Input (DE)




Figure 9. Differential Power-Up Glitch (Hot Swap)




Figure 10. Differential Power-Up Glitch (0.1V/µs)




Figure 11. Differential Power-Up Glitch (1V/µs)

MAX3362 during power-up for three different V_{CC} ramp rates (0.1V/ μ s, 1V/ μ s, and 10V/ μ s). The photos show the V_{CC} ramp, the single-ended signal on each side of the 100 Ω termination, as well as the differential signal across the termination.

Low-Power Shutdown Mode

Low-power shutdown mode is initiated by bringing both \overline{RE} high and DE low. In shutdown, the MAX3362 typically draws only 1µA supply current.

RE and DE may be driven simultaneously; the device is guaranteed not to enter shutdown if RE is high and DE is low for less than 50ns. If the inputs are in this state for at least 600ns, the device will enter shutdown.

Enable times tpDZH, tpDZL, tpRZH and tpRZL in the *Switching Characteristics* table assume the device was not in a low-power shutdown state. Enable times tpDSH, tpDSL, tpRSH, and tpRSL assume the device was shut down. Drivers and receivers take longer to become enabled from low-power shutdown mode than from driver/receiver disable mode.

Applications Information

Propagation Delays

Figures 5 and 6 show the typical propagation delays. Skew time is simply the difference between the low-to-high and high-to-low propagation delay. Small driver/receiver skew times help maintain a symmetrical mark-space ratio (50% duty cycle). Both the receiver skew time and driver skew time are under 6ns.

256 Transceivers on the Bus

The standard RS-485 receiver input impedance is $12k\Omega$ (one-unit load), and a standard driver can drive up to 32 unit loads. The MAX3362 transceiver has a 1/8-unit-




Figure 12. Differential Power-Up Glitch (10V/µs)

load receiver input impedance ($96k\Omega$), allowing up to 256 transceivers to be connected in parallel on one communication line. Any combination of these devices and/or other RS-485 transceivers with a total of 32 unit loads or less can be connected to the line.


Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback current limit on the output stage, provides immediate protection against short circuits over the whole common-mode voltage range (see *Typical Operating Characteristics*). The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature becomes excessive.


Typical Applications

The MAX3362 transceiver is designed for bidirectional data communications on multipoint bus transmission lines. The *Typical Operating Circuit* shows a typical network applications circuit. To minimize reflections, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible.

Pin Configuration



Functional Diagram




Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



MAX3362

3.3V, High-Speed, RS-485/RS-422 Transceiver in SOT Package

Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
|--------------------|---------------|---|------------------|
| 4 | 2/15 | Updated the Benefits and Features section | 1 |

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.