■ Minimum Instruction Cycle Time (tCYC)

250ns (12MHz)
 375ns (8MHz)
 1.5μs (2MHz)
 VDD=2.8 to 5.5V
 VDD=2.5 to 5.5V
 VDD=2.2 to 5.5V

■ Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units 64 (P1n, P2n, P3n, P70 to P73, P8n, PAn, PBn, PCn,

S2Pn, PWM0, PWM1, XT2)

16 (PEn, PFn)

Ports whose I/O direction can be designated in 2-bit units

Ports whose I/O direction can be designated in 4-bit units 8 (P0n)

• Normal withstand voltage input port 1 (XT1)

Dedicated oscillator ports
 Reset pins
 2 (<u>CF1</u>, CF2)
 1 (<u>RES</u>)

• Power pins 8 (VSS1 to VSS4, VDD1 to VDD4)

■ Timers

• Timer 0: 16-bit timer/counter with capture register

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) × 2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)

+ 8-bit counter (with two 8-bit capture registers)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)

Mode 3: 16-bit counter (with 216-bit capture registers)

• Timer 1: 16-bit timer/counter that support PWM/ toggle output

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
 - (1) The clock is selectable from the subclock (32.768kHz crystal oscillator), system clock, and timer 0 prescaler output.
 - (2) Interrupts programmable in 5 different time schemes.

■ High-speed Clock Counter

- (1) Capable of counting clocks with a maximum clock rate of 24MHz (at a main clock of 12MHz).
- (2) Capable of generating output real-time.

■ SIO

- SIO0: 8-bit synchronous serial interface
 - (1) LSB first/MSB first mode selectable
 - (2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - (3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface

Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)

Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)

Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)

Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

- SIO2: 8 bit synchronous serial interface
 - (1) LSB first mode
 - (2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - (3) Automatic continuous data transmission (1 to 32 bytes)

■ UART: 2 channels

- (1) Full duplex
- (2) 7/8/9 bit data bits selectable
- (3) 1 stop bit (2 bits in continuous transmission mode)
- (4) Built-in baudrate generator (with baudrates of 16/3 to 8192/3 tCYC)

■ AD Converter

• 8-bit × 15-channels

■ PWM

- Multifrequency 12-bit PWM × 4-channels
- Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
 - (1) Noise filtering function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)
 - (2) The noise filtering function is available for the INT3, T0IN, or T0HCP signal at P73. When P73 is read with an instruction, the signal level at that pin is read regardless of the availability of the noise filtering function.

■ Watchdog Timer

- (1) External RC watchdog timer
- (2) Interrupt and reset signals selectable

■ Clock Output Function

- (1) Capable of outputting selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
- (2) Capable of outputting oscillation clock of sub clock.

■ Interrupts

- 29 sources, 10 vector addresses
 - (1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - (2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the higher level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smaller vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer0//base timer1
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/ UART2 receive
8	0003BH	H or L	SIO1/SIO2/UART1 transmit/UART2 transmit
9	00043H	H or L	ADC/T6/T7/PWM4, PWM5
10	0004BH	H or L	Port 0/T4/T5/PWM0, PWM1

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smaller vector address takes precedence.

■ Subroutine Stack Levels

• 2048 levels maximum (the stack is allocated in RAM)

■ High-speed Multiplication/Division Instructions

• 16-bits × 8-bits
• 24-bits × 16-bits
• 16-bits ÷ 8-bits
• 24-bits ÷ 16-bits
• 16-bits ÷ 16-bits
• 16-bits ÷ 16-bits
• 24-bits ÷ 16-bits
• 16-bits ÷ 16-bits
• 24-bits ÷ 16-bits
• 24-bits ÷ 16-bits
• 12 tCYC execution time
• 12 tCYC execution time

■ Oscillation Circuits

• RC oscillation circuit (internal) : For system clock

CF oscillation circuit
 Crystal oscillation circuit
 For system clock, with internal Rf
 For low-speed system clock

■ System Clock Divider Function

- Capable of running on low current.
- The minimum instruction cycle selectable from 250ns, 500ns, 1.0μs, 2.0μs, 4.0μs, 8.0μs, 16.0μs, 32.0μs, and 64.0μs (at a main clock rate of 12MHz).

■ Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - (1) Oscillation is not halted automatically.
 - (2) Canceled by a system reset or occurrence of interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - (1) The CF, RC, and crystal oscillators automatically stop operation.
 - (2) There are three ways of resetting the HOLD mode.
 - 1) Setting the reset pin to the low level.
 - 2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - 3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
- (1) The CF and RC oscillators automatically stop operation.
- (2) The state of crystal oscillation established when the HOLD mode is entered is retained.
- (3) There are four ways of resetting the X'tal HOLD mode.
 - 1) Setting the reset pin to the low level
 - 2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - 3) Having an interrupt source established at port 0
 - 4) Having an interrupt source established in the base timer circuit

■ On-chip Debugger Function

• Enables software debugging with the test device installed on the target board.

■ Package Form

• QIP100E (14×20) : Lead-/Halogen-free type

■ Development Tools

• Evaluation (EVA) chip : LC87EV690

• Emulator : EVA62S + ECB876600D + SUB875C00 + POD100QFP

: ICE-B877300 + SUB875C00 + POD100QFP

• On-chip-debugger : TCB87-TypeC (3wire version) + LC87F5WC8A


■ Programming Boards

= 110gramming Board	5
Package	Programming boards
QIP100E	W87F52256Q


Package Dimensions

unit: mm (typ)

3151A




Pin Assignment



QIP100E (14×20) "Lead-/Halogen-free type"

System Block Diagram



Pin Description

Pin Name	I/O			Desc	cription			Option			
V _{SS} 1, V _{SS} 2	-	- Power supply pi	n		•			No			
V _{SS} 3, V _{SS} 4		,									
V _{DD} 1, V _{DD} 2	_	+ Power supply p	in					No			
V _{DD} 3, V _{DD} 4		· · · · · · · · · · · · · · · · · · ·	омет заррту ріп								
	1/0	a O hit I/O nort						Yes			
Port 0	I/O	8-bit I/O port I/O specifiable in	A bit unite					res			
P00 to P07				and off in 4-bit	units						
		HOLD release in	o resistor can be turned on and off in 4-bit units release input								
		Port 0 interrupt in	•								
		Pin functions	•								
		P05: System clo	ock output								
		P06: Timer 6 to	ggle output								
		P07: Timer 7 to	ggle output								
Port 1	I/O	• 8-bit I/O port						Yes			
P10 to P17		I/O specifiable in	n 1-bit units								
		Pull-up resistor	can be turned or	and off in 1-bit	units						
		Pin functions									
		P10: SIO0 data	output								
		P11: SIO0 data	-								
		P12: SIO0 clock									
		P13: SIO1 data	•								
		P14: SIO1 data	•								
		P15: SIO1 clock									
		P16: Timer 1 P\	•								
Dt 0	1/0	P17: Timer 1 P\	VIVIH output, Be	eper output				V			
Port 2	I/O	• 8-bit I/O port	a 4 hitumita					Yes			
P20 to P27		 I/O specifiable in Pull-up resistor 		and off in 1 hit	unite						
		Other functions	can be turned or	r and on in 1-bit	units						
		P20: INT4 input	/HOLD reset inn	ut/timer 1 event	input/timer 01_c	anture innut/					
		-	apture input/INT		-	aptare input					
		P21: to P23: IN	•	=		ner 0L capture i	nput/				
			apture input	•		·					
		P24: INT5 input	•	ut/timer 1 event	input/timer 0L c	apture input/					
		timer 0H c	apture input/INT	7 input/timer 0H	capture 1 input						
		P25: to P27: IN	Γ5 input/HOLD r	eset input/timer	1 event input/tin	ner 0L capture i	nput/				
		timer 0H c	apture input								
		Interrupt acknow	vledge type				,				
			Rising	Falling	Rising/	H level	L level				
			_	_	Falling						
		INT4	enable	enable	enable	disable	disable				
		INT5	enable	enable	enable	disable	disable				
		INT6	enable	enable	enable	disable	disable				
		INT7	enable	enable	enable	disable	disable				
Port 3	I/O	• 7-bit I/O port						Yes			
P30 to P36		I/O specifiable in									
		Pull-up resistor Pin functions	can be turned or	n and off in 1-bit	units						
		Pin functions Page BWM4 out	nut								
		P30: PWM4 out	•								
		P31: PWM5 out P32: UART1 tra	•								
Ì		P33: UART1 tra									
I		P34: UART2 tra									
Ì											
		P34: UART2 tra									

Continued on next page.

Continued from preceding page.

Pin Name	I/O			Desc	cription				Option
Port 7	I/O	• 4-bit I/O port							No
P70 to P73		I/O specifiable in	1-bit units						
		Pull-up resistor ca	an be turned o	n and off in 1-bi	t units				
		Other functions							
		P70: INT0 input/F	OLD release	input/Timer 0L o	apture input/Ou	tput for watchdo	og timer		
		P71: INT1 input/F	OLD release	input/Timer 0H	capture input				
		P72: INT2 input/F	OLD release	input/Timer 0 ev	ent input/Timer	0L capture inpu	ıt		
		P73: INT3 input v	vith noise filter	Timer 0 event i	nput/Timer 0H c	apture input			
		Interrupt acknowled	edge type					,	
			Dieina	Falling	Rising/	H level	L level		
			Rising	Failing	Falling	n ievei	L level		
		INT0	enable	enable	disable	enable	enable		
		INT1	enable	enable	disable	enable	enable		
		INT2	enable	enable	enable	disable	disable		
		INT3	enable	enable	enable	disable	disable		
		AD converter input	ıt port: AN8 (P	70), AN9 (P71)					
Port 8	I/O	• 8-bit I/O port							No
P80 to P87		I/O specifiable in	1-bit units						
1 00 10 1 01		Other functions							
		P80 to P87: AD c	onverter input	port					
Port A	I/O	• 6-bit I/O port		-					Yes
PA0 to PA5		I/O specifiable in	1-bit units						
1710 10 1710		Pull-up resistor ca	an be turned o	n and off in 1-bi	t units				
Port B	I/O	• 8-bit I/O port							Yes
PB0 to PB7		I/O specifiable in	1-bit units						
1 20 10 1 27		Pull-up resistor ca	an be turned o	n and off in 1-bi	t units				
Port C	I/O	• 8-bit I/O port							Yes
PC0 to PC7	-	I/O specifiable in	1-bit units						
1 00 10 1 07		Pull-up resistor ca		n and off in 1-bi	t units				
		Pin functions							
		DBGP0 to DBGP.	2 (PC5 to PC7	'): On-chip Debu	ugger				
Port E	I/O	• 8-bit I/O port	,						No
PE0 to PE7	-	I/O specifiable in :	2-bit units						
1 20 10 1 27		Pull-up resistor ca	an be turned o	n and off in 1-bi	t units				
Port F	I/O	• 8-bit I/O port							No
PF0 to PF7		I/O specifiable in :	2-bit units						
11010117		Pull-up resistor ca	an be turned o	n and off in 1-bi	t units				
SIO2 Port	I/O	• 4-bit I/O port							No
SI2P0 to SI2P3	-	I/O specifiable in	1-bit units						
J.L. 0 10 0121 0		Shared functions:							
		SI2P0: SIO2 data	output						
		SI2P1: SIO2 data	input, bus inp	ut/output					
		SI2P2: SIO2 cloc	k input/output						
		SI2P3: SIO2 cloc	k output						
PWM0,	0	• PWM0, PWM1 ou	-						No
PWM1		General-purpose							
RES	I	Reset pin							No
XT1	1	Input terminal for	32.768kHz X't	al oscillation					No
	1	Shared functions:							
		AN10: AD conver							
		General-purpose							
		Must be connected		ot to be used.					
XT2	I/O	Output terminal for							No
A14	1/0	Shared functions:		tai osoillatioH					140
		AN11: AD conver							
		General-purpose							
		Must be set for or	•	ent onen if not t	n he used				
 CF1	ı	Ceramic resonator		opt open II 110t I	o ne useu.				No
(CE1		UCIAITIIC ICSUIIAIUI	IIIDUL DIII					1	INU


Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.


Port	Options Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	N-channel open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P20 to P27	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P30 to P36	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	N-channel open drain	No
PA0 to PA5	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PB0 to PB7	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PC0 to PC7	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PE0 to PE7	-	No	CMOS	Programmable
PF0 to PF7	-	No	CMOS	Programmable
SI2P0, SI2P2 SI2P3	-	No	CMOS	No
SI2P1	-	No	CMOS (when selected as ordinary port) N-channel open drain (When SIO2 data is selected)	No
PWM0, PWM1	-	No	CMOS	No
XT1	-	No	Input only	No
XT2	-	No	Output for 32.768kHz quartz oscillator N-channel open drain (when in general- purpose No output mode)	No

Note 1: Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).

- *1: Make the following connection to minimize the noise input to the V_{DD1} pin and prolong the backup time. Be sure to electrically short the V_{SS1} , V_{SS2} , V_{SS3} and V_{SS4} pins.
 - (Example 1) When backup is active in the HOLD mode, the high level of the port outputs is supplied by the backup capacitors.



(Example 2) The high-level output at the ports is unstable when the HOLD mode backup is in effect.



	Parameter	Cumbal	Pins/Remarks	Conditions			Speci	fication	
	Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ximum Supply tage	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3, V _{DD} 4	V _{DD} 1=V _{DD} 2 =V _{DD} 3=V _{DD} 4		-0.3		+6.5	
Inp	ut voltage	V _I (1)	XT1, CF1			-0.3		V _{DD} +0.3	
	ut/Output Itage	V _{IO} (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1, XT2			-0.3		V _{DD} +0.3	V
	Peak output current	IOPH(1)	Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3	CMOS output select per 1 application pin		-10			
		IOPH(2)	PWM0, PWM1	Per 1 application pin.		-20			
		IOPH(3)	P71 to P73	Per 1 application pin.		-5			
	Average output current (Note1-1)	IOM(1)	Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3	CMOS output select per 1 application pin		-7.5			
ŧ		IOM(2)	PWM0, PWM1	Per 1 application pin.		-10			
urrer		IOM(3)	P71 to P73	Per 1 application pin.		-3			
ont ci	Total output	ΣΙΟΑΗ(1)	P71 to P73	Total of all applicable pins		-10			
High level output current	current	ΣIOAH(2)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-25			mA
h e		ΣΙΟΑΗ(3)	Ports 0	Total of all applicable pins		-25			
High		ΣΙΟΑΗ(4)	Ports 0 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-45			
		ΣΙΟΑΗ(5)	Ports 2, 3, B	Total of all applicable pins		-25			
		ΣΙΟΑΗ(6)	Ports A, C	Total of all applicable pins		-25			
		ΣΙΟΑΗ(7)	Ports 2, 3, A, B, C	Total of all applicable pins		-45			
		ΣΙΟΑΗ(8)	Ports F	Total of all applicable pins		-25			
		ΣIOAH(9)	Ports 1, E	Total of all applicable pins		-25			
		ΣΙΟΑΗ(10)	Ports 1, E, F	Total of all applicable pins		-45			

Note 1-1: Average output current is average of current in 100ms interval.

Continued on next page.

Continued from preceding page.

	Danasatas	Oh - I	Dina/Damada	Constituio no			Speci	fication	
	Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1	Per 1 application pin.				20	
		IOPL(2)	P00, P01	Per 1 application pin.				30	
		IOPL(3)	Ports 7, 8, XT2	Per 1 application pin.				10	
	Average output current (Note1-1)	IOML(1)	P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1	Per 1 application pin.				15	
ent		IOML(2)	P00, P01	Per 1 application pin.				20	
curi		IOML(3)	Ports 7, 8, XT2	Per 1 application pin.				7.5	
Low level output current	Total output	ΣIOAL(1)	Port 7, XT2	Total of all applicable pins				15	A
el or	current	ΣIOAL(2)	Port 8	Total of all applicable pins				15	mA
/ lev		ΣIOAL(3)	Ports 7, 8, XT2	Total of all applicable pins				20	
Lov		ΣIOAL(4)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				45	
		ΣIOAL(5)	Ports 0	Total of all applicable pins				45	
		ΣIOAL(6)	Ports 0 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				80	
		ΣIOAL(7)	Port 2, 3, B	Total of all applicable pins				45	
		ΣIOAL(8)	Ports A, C	Total of all applicable pins				45	
		ΣIOAL(9)	Ports 2, 3, A, B, C	Total of all applicable pins				80	
		ΣIOAL(10)	Port F	Total of all applicable pins				45	
		ΣIOAL(11)	Ports 1, E	Total of all applicable pins				45	
		ΣIOAL(12)	Ports 1, E, F	Total of all applicable pins				80	
	eximum power sipation	Pd max	QIP100E (14×20)	Ta=-40 to +85°C				321	mW
	erating ambient nperature	Topr				-40		+85	°C
	orage ambient nperature	Tstg				-55		+125	٠٠

Note 1-1: Average output current is average of current in 100ms interval.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Recommended Operating Range at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

			10 0 10 100 0	7 · DD -	532	Specif	ication	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1=V _{DD} 2	0.245μs≤ tCYC≤200μs	*DD[*]	2.8	1917	5.5	Griit
supply voltage	DD()	=V _{DD} 3=V _{DD} 4	0.367μs≤ tCYC≤200μs		2.5		5.5	
(Note2-1)			1.470µs≤ tCYC≤200µs		2.2		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1=V _{DD} 2 =V _{DD} 3=V _{DD} 4	RAM and register contents in HOLD mode.		2.0		5.5	
High level input voltage	V _{IH} (1)	Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73 P70 port input/ interrupt side		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Ports 0, 8 Ports A, B, C, E, F PWM0, PWM1		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (3)	P70 Watchdog timer side		2.2 to 5.5	0.9V _{DD}		V_{DD}	V
	V _{IH} (4)	XT1, XT2, CF1, RES		2.2 to 5.5	0.75V _{DD}		V _{DD}	
Low level input voltage	V _{IL} (1)	Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
		P70 port input/ interrupt		2.2 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Ports 0, 8 Ports A, B, C, E, F		4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
		PWM0, PWM1		2.2 to 4.0	VSS		0.2V _{DD}	
	V _{IL} (5)	Port 70 Watchdog Timer		2.2 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (6)	XT1, XT2, CF1, RES		2.2 to 5.5	VSS		0.25V _{DD}	
Instruction cycle	tCYC			2.8 to 5.5	0.245		200	
time	(Note2-2)			2.5 to 5.5	0.367		200	μs
				2.2 to 5.5	1.470		200	
External system clock frequency	FEXCF(1)	CF1	CF2 pin open System clock frequency	2.8 to 5.5	0.1		12	
,			division rate=1/1	2.5 to 5.5	0.1		8	
			External system clock duty=50±5%	2.2 to 5.5	0.1		2	MHz
			CF2 pin open	2.8 to 5.5	0.2		24.4	
			System clock frequency	2.5 to 5.5	0.2		16	
			division rate=1/2	2.2 to 5.5	0.2		4	
Oscillation frequency	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	2.8 to 5.5		12		
Range (Note2-3)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation See Fig. 1.	2.5 to 5.5		8		M11-
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	2.2 to 5.5		4		MHz
	FmRC		Internal RC oscillation	2.2 to 5.5	0.3	1.0	2.0	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation. See Fig. 2.	2.2 to 5.5		32.768		kHz
			-					

Note 2-1: V_{DD} must be held greater than or equal to 2.7V in the flash ROM onboard programming mode.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Electrical Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

			, <u>BB</u>			Specific	ation	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH(} 1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C S12P0 to S12P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF VIN=VDD (including the off-leak current of the output Tr.)	2.2 to 5.5			1	
	I _{IH} (2)	XT1, XT2	Using as an input port VIN=VDD	2.2 to 5.5			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	2.2 to 5.5			15	
Low level input current	I _{IL} (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F S12P0 to S12P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF VIN=VSS (Including the off-leak current of the output Tr.)	2.2 to 5.5	-1			μΑ
	I _{IL} (2)	XT1, XT2	Using as an input port VIN=VSS	2.2 to 5.5	-1			
	I _{IL} (3)	CF1	V _{IN} =V _{SS}	2.2 to 5.5	-15			
High level output	V _{OH} (1)	Ports 0, 1, 2, 3	I _{OH} =-1.0mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	Ports A, B, C, E, F SI2P0 to SI2P	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	Ports 71, 72, 73	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (5)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	PWM0, PWM1 P30, P31(PWM4, 5	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (7)	output mode)	I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			V
	V _{OH} (8)		I _{OH} =-1.0mA	2.2 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1, 2, 3	I _{OL} =10mA	4.5 to 5.5			1.5	
voltage	V _{OL} (2)	Ports A, B, C, E, F SI2P0 to SI2P3	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (3)	PWM0, PWM1,	I _{OL} =1.0mA	2.2 to 5.5			0.4	
	V _{OL} (4)	P00, P01	I _{OL} =30mA	4.5 to 5.5			1.5	
	V _{OL} (5)		I _{OL} =5.0mA	3.0 to 5.5			0.4	
	V _{OL} (6)		I _{OL} =2.5mA	2.2 to 5.5			0.4	
	V _{OL} (7)	Ports 7, 8, XT2	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =1.0mA	2.2 to 5.5			0.4	
Pull-up resistation	Rpu(1)	Ports 0, 1, 2, 3	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	
	Rpu(2)	Port 7 Ports A, B, C, E, F		2.2 to 5.5	15	35	120	kΩ
Hysteresis voltage	VHYS	RES Ports 1, 2, 7 SI2P0 to SI2P3		2.2to 5.5		0.1V _{DD}		V
Pin capacitance	СР	All pins	For pins other than that under test: V _{IN} =V _{SS} f=1MHz Ta=25°C	2.2 to 5.5		10		pF

Serial I/O Characteristics at Ta = -40°C to +85°C, $V_SS1 = V_SS2 = V_SS3 = V_SS4 = 0V$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	_		O. saab ad	Pins	O and distance			Speci	ification	
	Pi	arameter	Symbol	/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 6.		2			
		Low level pulse width	tSCKL(1)				1			
		High level pulse width	tSCKH(1)				1			
	Input clock		tSCKHA(1a)		Continuous data transmission/reception mode SIO2 is not in use simultaneous. See Fig. 6. (Note 4-1-2)	2.2 to 5.5	4			tCYC
Serial clock			tSCKHA(1b)		Continuous data transmission/reception mode SIO2 is in use simultaneous. See Fig. 6. (Note 4-1-2)		6			
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected. See Fig. 6.		4/3			
		Low level pulse width	tSCKL(2)					1/2		1001
		High level pulse width	tSCKH(2)					1/2		tSCK
	Output clock		tSCKHA(2a)		Continuous data transmission/reception mode SIO2 is not in use simultaneous. CMOS output selected. See Fig. 6.	2.2 to 5.5	tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	
			tSCKHA(2b)		Continuous data transmission/reception mode SIO2 is in use simultaneous. CMOS output selected. See Fig. 6.		tSCKH(2) +2tCYC		tSCKH(2) +(16/3) tCYC	tCYC
input	Da	ta setup time	tsDI(1)	SI0(P11), SB0(P11)	Must be specified with respect to rising edge of SIOCLK See fig. 6.		0.03			
Serial input	Da	ta hold time	thDI(1)			2.2 to 5.5	0.03			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05	
Serial output	Input		tdD0(2)		• Synchronous 8-bit mode. • (Note 4-1-3)	2.2 to 5.5			1tCYC +0.05	μs
Serial	Output clock		tdD0(3)		• (Note 4-1-3)	2.2 10 3.3			(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

	Ь	aramatar.	Cumbal	Pins/	Conditions			Speci	fication	
	Р	arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ik	Frequency	Tsck(3)	SCK1(P15)	• See Fig. 6.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.2 to 5.5	1			
clock	In	High level pulse width	tSCKH(3)				1			tCYC
Serial clock	ick	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected. See Fig. 6.		2			
	Output clock	Low level pulse width	tSCKL(4)			2.2 to 5.5		1/2		+00K
	nO	High level pulse width	tSCKH(4)					1/2		tSCK
Serial input	Da	ita setup time	tsDI(2)	SI1(P14), SB1(P14)	Must be specified with respect to rising edge of SIOCLK See fig. 6.	0.011.5.5	0.03			
Serial	Da	ta hold time	thDI(2)			2.2 to 5.5	0.03			
Serial output	Ou	itput delay ne	tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.2 to 5.5			(1/3)tCYC +0.05	μѕ

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

3. SIO2 Serial I/O Characteristics (Note 4-3-1)

	Dr	rameter	Symbol	Pins/	Conditions			Spe	cification	
	Pa	irameter	Symbol	Remarks	Conditions	V _{DD} [V]	min.	typ	max.	unit
		Frequency	tSCK(5)	SCK2 (SI2P2)	• See Fig. 6.		2			
		Low level pulse width	tSCKL(5)				1			
		High level pulse width	tSCKH(5)				1			
	Input clock		tSCKHA(5a)		Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. See Fig. 6. (Note 4-3-2)	2.2 to 5.5	4			tCYC
Serial clock			tSCKHA(5b)		Continuous data transmission/ reception mode of SIO0 is in use simultaneous. See Fig. 6. (Note 4-3-2)		7			
Serial		Frequency	tSCK(6)	SCK2 (SI2P2),	CMOS output selected. See Fig. 6.		4/3			
		Low level pulse width	tSCKL(6)	SCK2O (SI2P3)				1/2		tSCK
		High level pulse width	tSCKH(6)					1/2		ISON
	Output clock		tSCKHA(6a)		Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. CMOS output selected. See Fig. 6.	2.2 to 5.5	tSCKH(6) +(5/3)tCYC		tSCKH(6) +(10/3)tCYC	tCYC
			tSCKHA(6b)		Continuous data transmission/ reception mode of SIO0 is in use simultaneous. CMOS output selected. See Fig. 6.		tSCKH(6) +(5/3)tCYC		tSCKH(6) +(19/3)tCYC	1010
input	Da	ta setup time	tsDI(3)	SI2(SI2P1), SB2(SI2P1)	Must be specified with respect to rising edge of SIOCLK See Fig. 6.		0.03			
Serial input	Da	ta hold Time	thDI(3)			2.2 to 5.5	0.03			
Serial output	Ou	tput delay e	tdD0(5)	SO2 (SI2P0), SB2(SI2P1)	Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.2 to 5.5			(1/3)tCYC +0.05	μs

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input, a time from SI2RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Pulse Input Conditions at Ta = -40 °C to +85 °C, $V_SS1 = V_SS2 = V_SS3 = V_SS4 = 0V$

Danamata.	Cumbal	Dia a /D a mandra	O a maliki a ma		Specification				
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
High/low level	tPIH(1)	INT0(P70),	Interrupt source flag can be set.						
pulse width	tPIL(1)	INT1(P71),	Event inputs for timer 0 or 1 are						
		INT2(P72),	enabled.						
		INT4(P20 to P23),		2.2 to 5.5	1				
		INT5(P24 to P27),							
		INT6(P20),							
		INT7(P24)							
	tPIH(2)	INT3(P73) when noise	Interrupt source flag can be set.	2.2 to 5.5	2			tCYC	
	tPIL(2)	filter time constant is 1/1.	Event inputs for timer 0 are enabled.	2.2 10 3.3	2				
	tPIH(3)	INT3(P73)	Interrupt source flag can be set.						
	tPIL(3)	(The noise rejection clock	Event inputs for timer 0 are enabled.	2.2 to 5.5	64				
		is selected to 1/32.)							
	tPIH(4)	INT3(P73)	Interrupt source flag can be set.						
	tPIL(4)	(The noise rejection clock	Event inputs for timer 0 are enabled.	2.2 to 5.5	256				
		is selected to 1/128.)							
	tPIL(5)	RES	Reset acceptable	2.2 to 5.5	200			μs	

AD Converter Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_SS1 = V_SS2 = V_SS3 = V_SS4 = 0V$

				, ,	88	22	22	
	0 1 1	Dina/Bamarka	0 - 177		Specification			
Parameter	Symbol Pins/Remarks		Conditions V _{DD} [V]		min	typ	max	unit
Resolution	N	AN0(P80)		3.0 to 5.5		8		bit
Absolute precision	ET	to AN7(P87), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN9(P71), AN10(XT1), AN11(XT2),	AD conversion time=32×tCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	11.74 (tCYC= 0.367μs)		97.92 (tCYC= 3.06μs)	
		AN12(PA3), AN13(PA4), AN14(PA5)		3.0 to 5.5	23.53 (tCYC= 0.735μs)		97.92 (tCYC= 3.06μs)	
			AD conversion time=64×tCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	15.68 (tCYC= 0.245μs)		97.92 (tCYC= 1.53μs)	μѕ
				3.0 to 5.5	23.49 (tCYC= 0.367µs)		97.92 (tCYC= 1.53μs)	
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		V _{DD}	٧
Analog port	IAINH]	VAIN=V _{DD}	3.0 to 5.5			1	
input current	IAINL	1	VAIN=V _{SS}	3.0 to 5.5	-1			μА

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the complete digital value corresponding to the analog input value is loaded in the required register.

 $\textbf{Consumption Current Characteristics} \ \, \text{at } Ta = -40^{\circ}C \ \, \text{to} \ \, +85^{\circ}C, \ \, V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V_{SS} = 0.$

Davision	O. made at	Din a /D a manda	Condition -		Specification				
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Normal mode consumption current	IDDOP(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		7.3	18.5		
(Note 7-1)		=V _{DD} 4	System clock set to 12MHz side Internal RC oscillation stopped 1/1 frequency division ratio.	2.8 to 4.5		4.3	13.3		
	IDDOP(2)		FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		6.2	14		
	IDDOP(3)		System clock set to 8MHz side Internal RC oscillation stopped 1/1 frequency division ratio.	2.5 to 4.5		3.6	10	mA	
	IDDOP(4)		FmCF=4MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		2	5.9		
	IDDOP(5)		System clock set to 4MHz side Internal RC oscillation stopped 1/2 frequency division ratio.	2.2 to 4.5		1.4	4		
	IDDOP(6)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		0.9	4.3		
	IDDOP(7)		System clock set to internal RC oscillation 1/2 frequency division ratio.	2.2 to 4.5		0.49	3		
	IDDOP(8)		FmCF=0Hz (oscillation stopped) FmX'al=32.768kHz by crystal oscillation mode.	4.5 to 5.5		40	120		
	IDDOP(9)		System clock set to 32.768kHz side. Internal RC oscillation stopped 1/2 frequency division ratio.	2.2 to 4.5		20	77	μА	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pins/Remarks	Conditions		Specification				
	,			V _{DD} [V]	min	typ	max	unit	
HALT mode consumption current (Note 7-1)	IDDHALT(1)	IDDHALT(1) V _{DD} 1 • HALT mode • FmCF=12MHz ceramic oscillation mode • FmX'tal=32.768kHz by crystal oscillation mode				2.5	7.5		
			System clock set to 12MHz side Internal RC oscillation stopped 1/1 frequency division ratio.	2.8 to 4.5		1.3	4.3		
	IDDHALT(2)		HALT mode FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		1.9	5.2		
	IDDHALT(3)		System clock set to 8MHz side Internal RC oscillation stopped 1/1 frequency division ratio.	2.5 to 4.5		0.93	3	mA	
	IDDHALT(4)		HALT mode FmCF=4MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		0.9	2.5		
	IDDHALT(5)		System clock set to 4MHz side Internal RC oscillation stopped 1/2 frequency division ratio.	2.2 to 4.5		0.4	1.4		
	IDDHALT(6)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation	4.5 to 5.5		0.32	0.9		
	IDDHALT(7)		mode • System clock set to internal RC oscillation •1/2 frequency division ratio.	2.2 to 4.5		0.16	0.7		
	IDDHALT(8)		HALT mode FmCF=0Hz (oscillation stopped) FmX'al=32.768kHz by crystal oscillation mode.	4.5 to 5.5		20	77		
	IDDHALT(9)		 System clock set to 32.768kHz side. Internal RC oscillation stopped 1/2 frequency division ratio. 	2.2 to 4.5		6	70	μΑ	
HOLD mode	IDDHOLD(1)	V _{DD} 1	HOLD mode	4.5 to 5.5		0.4	20		
consumption current	IDDHOLD(2)	=	CF1=V _{DD} or open (External clock mode)	2.2 to 4.5		0.02	15		
Timer HOLD mode	IDDHOLD(3)		Timer HOLD mode CF1=VDD or open (External clock mode)	4.5 to 5.5		17	70	μΑ	
consumption current	IDDHOLD(4) • FmX'tal= mode		FmX'tal=32.768kHz by crystal oscillation mode	2.2 to 4.5		4	55		

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

Doromotor	Symbol Pins/Remarks		Conditions		Specification			
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Onboard programming current	IDDFW(1)	V _{DD} 1	Without CPU curent	2.7 to 5.5		5	10	mA
Programming time	tFW(1)		Erasing	2.7 to 5.5		20	30	ms
	tFW(2)		Programming	2.7 to 5.5		40	60	μs

UART (Full Duplex) Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$


Parameter	O. made al	Pins/Remarks	O a madistica ma		Specification			
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Transfer rate	UBR, UBR2	UTX1(P32),					8192/3	
		RTX1(P33),		2.2 to 5.5	16/3			tCYC
		UTX2(P33),		2.2 10 5.5	10/3		0192/3	icic
		RTX2(P34)						

Data length: 7/8/9 bits (LSB first)


Stop bits : 1-bit (2-bit in continuous data transmission)

Parity bits : None

*Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data = 55H)




*Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data = 55H)



VDD1, VSS1 Terminal Condition

It is necessary to place capacitors between $V_{\mbox{DD}}1$ and $V_{\mbox{SS}}1$ as describe below.

- Place capacitors as close to V_{DD}1 and V_{SS}1 as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L1 = L1', L2 = L2').
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- \bullet Capacitance of C2 must be more than $0.1 \mu F$.
- Use thicker pattern for V_{DD}1 and V_{SS}1.



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		Remarks	
			C1 [pF]	C2 [pF]	Rf1 [Ω]	Rd1 [Ω]	Range [V]	typ [ms]	max [ms]		
12MHz		CSTCE12M0G52-R0	(10)	(10)	Open	470	2.5 to 5.5	0.03	0.5	Internal C1, C2	
400411-			CSTCE10M0G52-R0	(10)	(10)	Open	680	2.4 to 5.5	0.03	0.5	Internal C1, C2
10MHz		CSTLS10M0G53-B0	(15)	(15)	Open	680	2.5 to 5.5	0.03	0.5	Internal C1, C2	
OM I I -	MURATA	CSTCE8M00G52-R0	(10)	(10)	Open	1k	2.3 to 5.5	0.03	0.5	Internal C1, C2	
8MHz		CSTLS8M00G53-B0	(15)	(15)	Open	1k	2.5 to 5.5	0.03	0.5	Internal C1, C2	
4MHz		CSTCR4M00G53-R0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.03	0.5	Internal C1, C2	
		CSTLS	CSTLS4M00G53-B0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.03	0.5	Internal C1, C2

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Fig. 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal Frequency	Vanda Nasa	Ossillator Name		Circuit	Constant		Operating		lation tion Time	Damada		
	Vendor Name	Vendor Name Oscillator Name	C3	C4	Rf2	Rd2	Voltage Range [V]	typ	max	Remarks		
				[pF]	[pF]	$[\Omega]$	$[\Omega]$	[•]	[s]	[s]		
	32.768kHz	EPSON TOYOCOM	2.768kHz EPSON MC-306	18	18	Open	560k	2.2 to 5.5	1.5	3.0	Applicatable CL	
		1010000									Valeue=12.5pF	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Fig 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 Ceramic Oscillator Circuit


Figure 2 Crystal Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Release Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note:

Select C_{RES} and R_{RES} value to assure that at least 200 μ s reset time is generated after the V_{DD} becomes higher than the minimum operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial Input/Output Waveforms




Figure 7 Pulse Input Timing Signal Waveform

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa