Contents L9524C

## **Contents**

| 1 | Bloc  | k diagram5                              |
|---|-------|---|
| 2 | Pins  | description6                            |
| 3 | Elect | trical specifications                   |
|   | 3.1   | Absolute maximum ratings                |
|   | 3.2   | Thermal data                            |
|   | 3.3   | Electrical characteristics              |
| 4 | Fund  | tional description12                    |
|   | 4.1   | Operating modes                         |
|   | 4.2   | Supply 13                               |
|   | 4.3   | Control input                           |
|   | 4.4   | Diagnostic output                       |
|   | 4.5   | Current monitoring                      |
|   | 4.6   | Switch monitoring                       |
|   | 4.7   | Thermal shutdown                        |
|   | 4.8   | Gate drivers                            |
|   | 4.9   | Relay output                            |
|   | 4.10  | Gate charge/discharge current variation |
|   | 4.11  | Overcurrent threshold variation         |
|   | 4.12  | Advanced run-off control                |
|   | 4.13  | Output timing                           |
|   | 4.14  | Power regulation                        |
| 5 | Appl  | ication diagrams                        |
| 6 | Pack  | age information                         |
| 7 | Revi  | sion history                            |

L9524C List of tables

# List of tables

| Table 1.  | Device summary                  | . 1 |
|-----------|---------------------------------|-----|
| Table 2.  | Pins description                | . 6 |
| Table 3.  | Absolute maximum ratings        | . 7 |
| Table 4.  | Thermal data                    | . 7 |
| Table 5.  | Electrical characteristics      |     |
| Table 6.  | Mode                            | 12  |
| Table 7.  | Go / no-go protocol description | 16  |
| Table 8.  | Failure register description    | 16  |
| Table 9.  | Sense input pin connection      | 17  |
| Table 10. | Document revision history       | 26  |



List of figures L9524C

# **List of figures**


| Figure 1.  | Block diagram   | . 5 |
|------------|---|-----|
| Figure 2.  | Pin connection (top view)   | . 6 |
| Figure 3.  | Shunt sense versus transistor sense   | 13  |
| Figure 4.  | Control input signal in transistor mode (modes 3 to 6)                                    | 14  |
| Figure 5.  | Permanent switch on of glow plugs at first falling edge in transistor mode (modes 3 to 6) | 14  |
| Figure 6.  | Control input signal in mode 2 for permanent switch on                                    | 15  |
| Figure 7.  | Serial diagnostic interface protocol  | 17  |
| Figure 8.  | Timing diagram of advanced run-off control  | 20  |
| Figure 9.  | Output timing   | 20  |
| Figure 10. | Mode 1: relay mode, go/no-go diagnostic interface protocol                                | 22  |
| Figure 11. | Mode 2: relay mode, serial diagnostic interface protocol                                  | 22  |
| Figure 12. | Mode 3: transistor mode, shunt sense, no power regulation                                 | 23  |
| Figure 13. | Mode 4: transistor mode, shunt sense, power regulation                                    | 23  |
| Figure 14. | Mode 5: transistor mode, transistor sense, no power regulation                            | 24  |
| Figure 15. | Mode 6: transistor mode, transistor sense, power regulation                               | 24  |
| Figure 16  | SO24 mechanical data and package dimensions   | 25  |



L9524C **Block diagram** 

## **Block diagram**

Figure 1. **Block diagram** 



Pins description L9524C

## 2 Pins description

Figure 2. Pin connection (top view)




Table 2. Pins description

|        | . I ma description |  |  |  |  |
|--------|--------------------|--|--|--|--|
| Pins # | Name               | Function   |  |  |  |
| 1      | SP1                | Positive sense input, glow plug 1  |  |  |  |
| 2      | G1                 | Driver output for external high-side power MOSFET, transistor 1                      |  |  |  |
| 3      | SN1                | gative sense input, glow plug 1  |  |  |  |
| 4      | SP2                | Positive sense input, glow plugs 2 and 5   |  |  |  |
| 5      | G2                 | Driver output for external high-side power MOSFET, transistor 2                      |  |  |  |
| 6      | SN5                | Negative sense input, glow plug 5  |  |  |  |
| 7      | SN2                | Negative sense input, glow plug 2  |  |  |  |
| 8      | BAT                | Battery voltage input  |  |  |  |
| 9      | DO                 | Diagnostic output  |  |  |  |
| 10     | VS                 | Supply voltage input   |  |  |  |
| 11     | CP                 | Charge pump output   |  |  |  |
| 12     | OCT                | Overcurrent threshold setting  |  |  |  |
| 13     | IO                 | Transistor mode: input for selection of power regulation feature                     |  |  |  |
| 10     | 10                 | Relay mode: output to control external relay driver                                  |  |  |  |
| 14     | CUR                | Power MOSFET gate charge/discharge current setting                                   |  |  |  |
| 15     | MS                 | Mode selection input: transistor modes (transistor sense / shunt sense) / relay mode |  |  |  |
| 16     | GND                | Ground pin   |  |  |  |
| 17     | CI                 | Control input  |  |  |  |
| 18     | SN4                | Negative sense input, glow plug 4  |  |  |  |
| 19     | SN6                | Negative sense input, glow plug 6  |  |  |  |
| 20     | G4                 | Driver output for external high-side power MOSFET, transistor 4                      |  |  |  |
| 21     | SP4                | Positive sense input, glow plugs 4 and 6   |  |  |  |
| 22     | SN3                | Negative sense input, glow plug 3  |  |  |  |
| 23     | G3                 | Driver output for external high-side power MOSFET, transistor 3                      |  |  |  |
| 24     | SP3                | Positive sense input, glow plug 3  |  |  |  |

## 3 Electrical specifications

## 3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

| Symbol   | Parameter                                       | Value      | Unit |
|--|---|------------|------|
| V <sub>VS</sub>  | Supply voltage range                            | -0.3 to 45 | V    |
| ldV <sub>VS</sub> /dtl   | Supply voltage slope                            | 10         | V/µs |
| V <sub>CP</sub>  | Charge pump voltage range                       | -0.3 to 45 | V    |
| V <sub>BAT</sub> , V <sub>CI</sub> ,<br>V <sub>SP1-4</sub> ,<br>V <sub>SN1-6</sub> | Input pin voltage range (BAT, CI, SP1-4, SN1-6) | -16 to 45  | V    |
| $V_{\rm OCT}, V_{\rm CUR}, \ V_{\rm MS}, V_{\rm IO}$                               | Input pin voltage range (OCT, CUR, MS, IO)      | -0.3 to 7  | V    |
| V <sub>DO</sub> , V <sub>G1-4</sub>  | Output pin voltage range (DO, G1-4)             | -16 to 45  | V    |

Warning: The device may become damaged if using externally applied voltages or currents exceeding these limits!

All the pin of the IC are protected against ESD. the verification is performed according to: AEC Q100-002 (HBM) and AEC Q100-011 (CDM).

### 3.2 Thermal data

Table 4. Thermal data

| Symbol           | Parameter                                       | Value      | Unit |
|------------------|---|------------|------|
| T <sub>J</sub>   | Operating junction temperature                  | -40 to 125 | °C   |
| T <sub>JSD</sub> | Junction temperature thermal shutdown threshold | 125 to 150 | °C   |

## 3.3 Electrical characteristics

 $5V \le V_{VS}; V_{BAT} \le 18V, -40^{\circ}C \le T_{J} \le 125^{\circ}C$ , unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when current flows into the pin.

Table 5. Electrical characteristics

| 145.00 |                       | iour oriaraoteriotico                            |  |                          |      |                         |      |
|--------|-----------------------|--|--|--------------------------|------|-------------------------|------|
| Item   | Symbol                | Parameter  | Test condition   | Min.                     | Тур. | Max.                    | Unit |
| Supply | (VS)                  |  |  |                          |      |                         |      |
| 4.4    | 1                     | Cumply ourrent                                   |  | 1                        | 5    | 20                      | mA   |
| 1.1    | I <sub>VS</sub>       | Supply current                                   | V <sub>S</sub> = 12V                                   | 1                        |      | 10                      | mA   |
| 1.2    | V <sub>VS uv</sub>    | Undervoltage threshold                           |  | 4                        |      | 5                       | V    |
| 1.3    | $V_{VS\;uvh}$         | Undervoltage threshold hysteresis <sup>(1)</sup> |  | 100                      |      | 400                     | mV   |
| 1.4    | V <sub>VS ol</sub>    | Open-load detection threshold                    |  | 5.5                      |      | 7.2                     | ٧    |
| 1.5    | V <sub>VS ov</sub>    | Overvoltage threshold                            |  | 18                       |      | 22                      | V    |
| 1.6    | V <sub>VS ovh</sub>   | Overvoltage threshold hysteresis (1)             |  | 0.4                      |      | 1.6                     | ٧    |
| 1.7    | V <sub>VS Id</sub>    | Load dump threshold                              |  | 28                       |      | 35                      | ٧    |
| 1.8    | t <sub>VS fil</sub>   | Filter time (2)                                  |  | 1                        |      | 2                       | ms   |
| 1.9    | t <sub>VS Id</sub>    | Load dump delay time (1)                         |  |                          | 10   |                         | μS   |
| Supply | (BAT)                 |  |  |                          |      |                         |      |
| 2.1    | I <sub>BAT leak</sub> | Leakage current                                  | $V_{VS} \le 3V$<br>$0V \le V_{BAT} \le 12V$            | 0                        |      | 5                       | μА   |
|        |                       |  | -40°C  | 25                       | 43   | 150                     |      |
| 2.2    | $R_{BAT}$             | Internal pull-down resistance                    | 30°C   | 25                       | 65   | 150                     | kΩ   |
|        |                       |  | 125°C  | 25                       | 106  | 150                     |      |
| 2.3    | V <sub>BAT uv</sub>   | Battery undervoltage threshold                   | V <sub>MS</sub> > V <sub>MS tr</sub> (transistor mode) | 1                        |      | 2                       | ٧    |
| 2.4    | t <sub>BAT fil</sub>  | Filter time (2)                                  |  | 300                      |      | 760                     | μS   |
| Charge | pump (CP)             |  |  |                          |      |                         |      |
| 3.1    | V <sub>CP</sub>       | Charge pump voltage                              | I <sub>CP</sub> = -100μA                               | V <sub>VS</sub><br>+5V   |      | V <sub>VS</sub><br>+18V |      |
| 3.2    | I <sub>CP</sub>       | Charging current                                 | $V_{CP} = V_{VS} + 5V$                                 | -1500                    |      | -100                    | μА   |
| 3.3    | V <sub>CP uv</sub>    | Charge pump undervoltage threshold               |  | V <sub>VS</sub><br>+3.5V |      | V <sub>VS</sub><br>+5V  |      |
| 3.4    | f <sub>CP</sub>       | Charge pump frequency                            |  | 0.6                      |      | 7                       | MHz  |
| 3.5    | t <sub>CP fil</sub>   | Filter time (2)                                  |  | 400                      |      | 950                     | μS   |
|        |                       |  |  |                          |      |                         |      |

Table 5. Electrical characteristics (continued)

| Table 5 | . Electi            | rical characteristics (co                     | Jillinueu)   |                          |                        | •                        |                 |
|---------|---------------------|---|--|--------------------------|------------------------|--------------------------|-----------------|
| Item    | Symbol              | Parameter                                     | Test condition   | Min.                     | Тур.                   | Max.                     | Unit            |
| Control | input (CI)          |   |  |                          |                        |                          |                 |
| 4.1     | V <sub>CI off</sub> | Input "off" level                             |  | 0.6 ·<br>V <sub>VS</sub> |                        |                          |                 |
| 4.2     | V <sub>CI on</sub>  | Input "on" level                              |  |                          |                        | 0.4 · V <sub>VS</sub>    |                 |
| 4.3     | V <sub>Cl h</sub>   | Off-to-on hysteresis <sup>(1)</sup>           |  | 0.03 · V <sub>VS</sub>   | 0.04 · V <sub>VS</sub> | 0.05 · V <sub>VS</sub>   |                 |
| 4.4     | V <sub>CI to</sub>  | Input "timeout" threshold                     |  | 1                        |                        | 1.6                      | V               |
| 4.5     | R <sub>CI</sub>     | Internal pull-up resistance                   | $V_{Cl} \le V_{VS}$ ; -40°C<br>$V_{Cl} \le V_{VS}$ ; 30°C  | 20<br>20                 | 35<br>53               | 120<br>120               | kΩ              |
|         |                     | (2)   | $V_{CI} \le V_{VS}$ ; 125°C  | 20                       | 87                     | 120                      |                 |
| 4.6     | t <sub>CI fil</sub> | Filter time (2)                               |  | 0.5                      |                        | 1                        | ms              |
| 4.7     | t <sub>CI to</sub>  | PWM time-out (2)                              |  | 50                       |                        | 100                      | ms              |
| Diagno  | stic output         | (DO)  |  |                          |                        |                          |                 |
| 5.1     | $V_{DOL}$           | Output low voltage                            | $V_{VS} \geq 4.5V; \ I_{DO} \leq 5mA$  | 0.3                      |                        | 1.5                      | ٧               |
| 5.2     | R <sub>DO</sub>     | Internal pull-up resistance                   | $V_{DO} \le V_{VS}$ ; -40°C<br>$V_{DO} \le V_{VS}$ ; 30°C  | 20<br>20                 | 30<br>45               | 120<br>120               | kΩ              |
|         |                     | resistance                                    | V <sub>DO</sub> ≤ V <sub>VS</sub> ; 125°C  | 20                       | 74                     | 120                      |                 |
| 5.3     | I <sub>DO max</sub> | Current limitation                            |  | 5                        |                        | 20                       | mA              |
| Monito  |                     | ents through glow plugs (                     | <br>SP1-SN1, SP2-SN2, SP3-SN3, \$  | SP4-SN4,                 | SP2-SN                 | 5, SP4-SI                | N6)             |
| 6.1     | $\Delta V_{OL}$     | Open-load threshold                           | $6V \le V_{SPX}; V_{SNX} \le V_{VS} + 3V$  | 6.7                      |                        | 14.7                     | mV              |
|         |                     |   | $1.5V \le V_{SPX}; V_{SNX} \le V_{VS} + 3V$ $V_{MS} < V_{MS \ tc} \ (shunt \ sense)$ OCT pin open  | 150                      |                        | 185                      | mV              |
| 6.2     | ۸۷ ،                | Overcurrent threshold                         | $\begin{aligned} &1.5 \text{V} \leq \text{V}_{\text{SPX}}; \text{V}_{\text{SNX}} \leq \text{V}_{\text{VS}} + 3 \text{V} \\ &\text{V}_{\text{MS}} < \text{V}_{\text{MS} \text{ tc}} \text{ (shunt sense)} \\ &0 \text{V} \leq \text{V}_{\text{OCT}} \leq \text{V}_{\text{CUR}} \end{aligned}$ | V <sub>OCT</sub> · 0.385 |                        | V <sub>OCT</sub> · 0.445 |                 |
| 0.2     | ΔV <sub>OC 0</sub>  | Overcurrent unesnou                           | $1.5V \le V_{SPX}; V_{SNX} \le V_{VS} + 3V$ $V_{MS} > V_{MS \ tc} \ (transistor \ sense)$ $\vartheta = -40^{\circ}C; \ OCT \ pin \ open$   | 150                      |                        | 290                      | mV              |
|         |                     |   | $1.5V \le V_{SPX}; V_{SNX} \le V_{VS} + 3V$ $V_{MS} > V_{MS \ tc} \ (transistor \ sense)$ $\vartheta = -40^{\circ}C; \ 0V \le V_{OCT} \le V_{CUR}$   | V <sub>OCT</sub> · 0.345 |                        | V <sub>OCT</sub> · 0.485 |                 |
|         |                     | Overes were at the section                    | V <sub>MS</sub> < V <sub>MS tc</sub> (shunt sense) 1)  |                          | 0                      |                          | K <sup>-1</sup> |
| 6.3     | TC <sub>OC</sub>    | Overcurrent threshold temperature coefficient | V <sub>MS</sub> >V <sub>MS tc</sub> (transistor sense)<br>OCT pin open   | 0.008                    |                        | 0.012                    | K <sup>-1</sup> |
| 6.4     | t <sub>OL fil</sub> | Open-load filter time (2)                     | V <sub>MS</sub> > V <sub>MS tr</sub> (transistor mode)   | 1                        |                        | 2                        | ms              |



Table 5. Electrical characteristics (continued)

| Item     | Symbol               | Parameter   | Test condition                                    | Min.                   | Тур. | Max.                      | Unit |
|----------|----------------------|---|---|------------------------|------|---------------------------|------|
| 6.5      | t <sub>OC fil</sub>  | Overcurrent filter time (2)   |   | 400                    |      | 950                       | μS   |
| Monitor  | ring of exter        | nal switches (SN1, SN2, S   | SN3, SN4)   |                        | •    |                           |      |
| 7.1      | $V_{SD}$             | Switch defect threshold   |   | V <sub>VS</sub> · 0.4  |      | V <sub>VS</sub> · 0.6     |      |
| 7.2      | t <sub>SD fil</sub>  | Switch defect filter time (2)                                       |   | 1                      |      | 2                         | ms   |
| Gate dr  | iver outputs         | s (G1, G2, G3, G4)  |   |                        |      |                           |      |
| 8.1      | $V_{G \text{ off}}$  | Gate off voltage  | $I_{GX} \le 100 \mu A$                            | V <sub>SNX</sub>       |      | V <sub>SNX</sub><br>+0.7V |      |
| 8.2      | V <sub>G on</sub>    | Gate on voltage   | V <sub>SNX</sub> = V <sub>VS</sub>                | V <sub>VS</sub><br>+5V |      | V <sub>VS</sub><br>+10V   |      |
| 8.3      | V <sub>G cl</sub>    | Gate clamping voltage   | V <sub>SNX</sub> = -20V                           | -18                    |      | -16                       | V    |
| 8.4      | I <sub>G off</sub>   | Gate discharge current  | I <sub>CUR</sub> = -125μA                         | 270                    |      | 540                       | μΑ   |
| 8.5      | $I_{G}$ on           | Gate charge current   | I <sub>CUR</sub> = -125μΑ                         | 270                    |      | 540                       | μΑ   |
| 8.6      | Slope                | Gate charge- discharge-<br>current I <sub>G</sub> /I <sub>CUR</sub> | $-250\mu A \leq I_{CUR} \leq -70\mu A$            | 2.33                   |      | 4.33                      |      |
| 8.7      | $R_{G}$              | Output resistance (1)   |   |                        | 1    |                           | kΩ   |
| 8.8      | $\Delta t_{G \; on}$ | Jitter of output on time  |   | -300                   |      | 300                       | μS   |
| Mode in  | nput / relay         | output (IO)   |   |                        |      |                           |      |
| 9.1      | V <sub>IO on</sub>   | Output on voltage   | $I_{IO} \ge -100 \mu A$                           | 3                      |      | 6                         | V    |
| 9.2      | R <sub>IO</sub>      | Output resistance   | $I_{IO} \ge -1 mA$                                | 100                    |      | 500                       | W    |
| 9.3      | 1.                   | Input pull-down current   | $V_{IO} \ge 1V$                                   | 25                     |      | 100                       | μΑ   |
| 9.3      | I <sub>IO</sub>      | Input pull-down current   | V <sub>VS</sub> = 0V                              | 50                     |      | 500                       | μΑ   |
| 9.4      | I <sub>IO max</sub>  | Current limitation  |   | -25                    |      | -5                        | mA   |
| 9.5      | V <sub>IO pr</sub>   | Power regulation threshold  |   | 1                      |      | 2                         | V    |
| 9.6      | t <sub>IO sup</sub>  | Pulse suppress time (2)   |   | 2.5                    |      | 5                         | ms   |
| Positive | e sense inpu         | uts (SP1, SP2, SP3, SP4)  |   |                        |      |                           |      |
| 10.1     | I <sub>SP leak</sub> | Leakage current   | $V_{VS} \le 3V$                                   | 0                      |      | 5                         | μА   |
| 10.2     | I <sub>SP</sub>      | Input pull-down current   | $V_{SNX} = V_{SPX} \ge 6V$                        | 15                     |      | 780                       | μΑ   |
|          | _                    |   | $6V \le V_{SNX} = V_{SPX} \le 20V$ $-40^{\circ}C$ | 40                     | 100  | 270                       |      |
| 10.3     | R <sub>SP1-4</sub>   | Pull-down resistor  | 35°C  | 40                     | 150  | 270                       | kΩ   |
|          |                      |   | 125°C   | 40                     | 220  | 270                       |      |
| Negativ  | e sense inp          | outs (SN1, SN2, SN3, SN4,   | SN5, SN6)   |                        |      |                           |      |
| 11.1     | I <sub>SN</sub>      | Input pull-down current   | $V_{SNX} = V_{SPX} \ge 6V$                        | 15                     |      | 780                       | μА   |

Table 5. Electrical characteristics (continued)

| Item    | Symbol               | Parameter                          | Test condition   | Min. | Тур. | Max. | Unit                    |
|---------|----------------------|------------------------------------|--|------|------|------|-------------------------|
|         | _                    |                                    | $6V \le V_{SNX} = V_{SPX} \le 20V$ $-40^{\circ}C$  | 40   | 100  | 270  |                         |
| 11.2    | R <sub>SN1-6</sub>   | Pull down resistor                 | 35°C   | 40   | 150  | 270  | kΩ                      |
|         |                      |                                    | 125°C  | 40   | 220  | 270  |                         |
| Overcu  | rrent thresh         | old setting (OCT)                  |  |      |      |      |                         |
| 12.1    | Гост                 | Input pull-up current              | $V_{VS} \ge 6V$ $V_{OCT} = 3.5V$   | -40  |      | -10  | μА                      |
| Power   | MOSFET gat           | te charge/discharge curre          | ent setting (CUR)  |      |      |      |                         |
| 13.1    | V <sub>CUR</sub>     | Output voltage                     | I <sub>CUR</sub> ≥ -150μA  | 2.35 | 2.5  | 2.65 | V                       |
| 13.2    | I <sub>CUR max</sub> | Current limitation                 | $V_{CUR} \le 2V$   | -500 |      | -250 | μΑ                      |
| Input p | in for mode          | selection (MS)                     | •  |      | •    |      | •                       |
| 14.1    | I <sub>MS</sub>      | Pull-up current                    | $V_{MS} = 3V$  | -60  |      | -15  | μА                      |
| 14.2    | V <sub>MS tr</sub>   | Transistor mode threshold          |  | 1    |      | 2    | ٧                       |
| 14.3    | V <sub>MS tc</sub>   | Temperature compensation threshold | $V_{VS} \ge 6V$  | 3    |      | 4    | ٧                       |
| Output  | timing               | •                                  |  | •    | •    | •    | •                       |
| 15.1    | t <sub>del</sub>     | Delay time <sup>(2)</sup>          |  | 2.5  |      | 5    | ms                      |
| 15.2    | t <sub>gap</sub>     | Gap between channels               |  | 50   |      | 250  | μS                      |
| 15.3    | t <sub>sup</sub>     | Failure suppress time (2)          |  | 400  |      | 950  | μS                      |
| Power   | Power regulation     |                                    |  |      |      |      |                         |
| 16.1    | $\Delta V_{RMS}$     | Accuracy                           | $8V \leq V_{BAT} \leq 16V$ $30ms \leq T_{CI} \leq 33ms$ $t_{CI \text{ on}}/T_{CI} \geq 20\%$ $< 70^{\circ}C$ | -1.5 |      | 1.5% | % · V <sub>RMSref</sub> |
|         |                      |                                    | > 70°C   | -2   |      | 2    |                         |

<sup>1.</sup> not tested, guaranteed by design

<u>577</u>

<sup>2.</sup> time constants created digitally, verified by scan path test

## 4 Functional description

### 4.1 Operating modes

The L9524C can operate in a total of 6 modes. The selection is done by short-circuiting the appropriate pins and voltages as shown in the following table:

Table 6. Mode

| Mode | Description  |         | BAT pin | IO pin     | CI pin          |
|------|--|---------|---------|------------|-----------------|
| 1    | relay mode, go/no-go diagnostic interface protocol     | ground  | ground  | output     | statical signal |
| 2    | relay mode, serial diagnostic interface protocol       | ground  | battery | output     | PWM signal      |
| 3    | transistor mode, shunt sense, no power regulation      | CUR pin | battery | CUR<br>pin | PWM signal      |
| 4    | transistor mode, shunt sense, power regulation         | CUR pin | battery | ground     | PWM signal      |
| 5    | transistor mode, transistor sense, no power regulation | open    | battery | CUR<br>pin | PWM signal      |
| 6    | transistor mode, transistor sense, power regulation    | open    | battery | ground     | PWM signal      |

Modes 1 and 2 are for relay usage (referred to as "relay mode") and modes 3 to 6 for transistors usage (referred to as "transistor mode").

In relay mode the protocol of the diagnostic interface (DO pin) can be selected from go/no-go protocol and serial protocol (see section "Diagnostic output" for protocol description).

In transistor mode the protocol of the diagnostic interface is the serial protocol. It can be distinguished between using shunts for monitoring the current through the glow plugs (referred to as "shunt sense") or using the  $R_{DS(on)}$  of the power MOSFET's themselves (referred to as "transistor sense"). In shunt sense mode the resistance of the shunt is assumed to be constant with respect to the temperature while in transistor sense mode the  $R_{DS(on)}$  of the power MOSFET's is assumed to vary with respect to the temperature and therefore overcurrent monitoring is adjusted appropriately.

In transistor mode there are two possibilities to control the output timing. In modes 3 and 5 the timing of the PWM control input signal determines the timing of the PWM signals applied to the external power MOSFET's ("no power regulation"). In modes 4 and 6 the timing of the PWM control input signal determines the power through the glow plugs ("power regulation") and the timing of the PWM signals applied to the external power MOSFET's is adjusted depending on the battery voltage (see section "Power regulation").




Figure 3. Shunt sense versus transistor sense

## 4.2 Supply

The main supply pin of the L9524C is the VS pin. The voltage applied to it  $(V_{VS})$  is monitored

- to switch off all glow plugs if it is less than V<sub>VS uv</sub> for at least t<sub>VS fil</sub> ("under voltage failure"),
- to switch off all glow plugs if it is greater than V<sub>VS ov</sub> for at least t<sub>VS fil</sub> ("over voltage failure").
- to switch on all glow plugs if it is greater than V<sub>VS Id</sub> for at least t<sub>VS Id</sub> ("active clamping during load dump"),
- to ignore open-load failures if it is less than V<sub>VS ol</sub>.

Note:

The glow plugs are switched on again if the corresponding switch-on condition disappears, except if the glow plugs are switched on because of load dump. Then they remain switched on until  $V_{VS}$  is less than  $V_{VS \ ov}$  for at least  $t_{VS \ fil}$ .

In modes 2 to 6, the L9524C is additionally supplied by the BAT pin. This auxiliary supply ensures that the external power MOSFET's are switched off if no main supply voltage is available at the VS pin.

The BAT pin is additionally used to sense the battery voltage  $V_{BAT}$  for power regulation in modes 4 and 6 (see section "Power regulation") and for detecting "battery under voltage failure" (fuse between battery and module is defect) if  $V_{BAT}$  is less than  $V_{BAT \ uv}$  for at least  $t_{BAT \ fil}$  in modes 2 to 6.

An additional supply voltage higher than the main supply voltage is generated by an internal charge pump which charges an external storage capacitor connected to the CP pin. This capacitor mainly supplies the gates of the external n-channel power MOSFET's. The charge pump voltage  $V_{CP}$  is monitored and the glow plugs are switched off if it is less than  $V_{CP\,uv}$  for at least  $t_{CP\,fil}$  ("charge pump under voltage"). Afterwards, the glow plugs remain switched off even if the charge pump voltage becomes greater than  $V_{CP\,uv}$  until they are explicitly switched on again by the CI (control input) pin.

### 4.3 Control input

The control input (CI) pin is resistively pulled up  $R_{CI}$  to the supply voltage  $V_{VS}$  such that  $V_{CI}=V_{CI}$  off and the glow plugs are switched off by default. The L9524C is controlled by transitions of  $V_{CI}$  from  $V_{CI}$  off to  $V_{CI}$  on (falling edge) and vice versa (rising edge). Voltage level changes of  $V_{CI}$  which last shorter than  $t_{CI}$  fill are ignored.

In transistor mode (modes 3 to 6) the L9524C expects a PWM signal at the CI pin. Each falling edge starts measuring its on time  $t_{\text{CI on}}$  (time until next rising edge, i.e. length of this low pulse) and its period  $T_{\text{CI}}$  (time until next falling edge). The end of a pulse group is detected if no falling edge occurs for a time greater than  $t_{\text{CI to}}$  and the glow plugs are switched off. Therefore, it is not possible to switch on the glow plugs permanently with one exception: if the low voltage level of the first falling edge is greater than  $V_{\text{CI to}}$  the glow plugs remain switched on as long as this low pulse lasts.






Figure 4. Control input signal in transistor mode (modes 3 to 6)





Though in mode 2 (relay mode, serial diagnostic interface protocol) the relay should be switched permanently the L9524C also expects a PWM signal at the CI pin since the serial diagnostic interface protocol is synchronized by falling edges of the CI signal (see section "Diagnostic output"). The relay then is switched on permanently if the off time (time between rising and falling edge) of the PWM signal is less than  $t_{\rm IO\ sup}$  since the relay output suppresses pulses shorter than  $t_{\rm IO\ sup}$  (see section "Relay output"). For the same reason the relay is switched off permanently if the on time (time between falling and rising edge) of the PWM signal is less than  $t_{\rm IO\ sup}$ . In all other cases the relay is switched according to the PWM signal at the CI pin.




Figure 6. Control input signal in mode 2 for permanent switch on

In mode 1 (relay mode, go/no-go diagnostic interface protocol) no edges are necessary for the go/no-go protocol. Therefore the relay is switched on if  $V_{CI} = V_{CI \text{ on}}$  and it is switched off if  $V_{CI} = V_{CI \text{ off}}$ .

## 4.4 Diagnostic output

The diagnostic output stage of the L9524C (DO pin) consists of a current-limited low-side switch and a pull-up resistor  $R_{DO}$  to the VS pin. The voltage level of a logical low signal  $V_{DOL}$  is given by the drop across the low-side switch and the voltage level of a logical high signal is equal to  $V_{VS}$ .

The L9524C is able to detect the following failures (see sections "Supply", "Current monitoring", and "Switch monitoring"):

- open-load (6 glow plugs),
- overcurrent (6 glow plugs, stored until power-down),
- any switch is defect (4 switches),
- supply voltage (V<sub>VS</sub>) is too low ("under voltage"),
- supply voltage (V<sub>VS</sub>) is too high ("over voltage"),
- junction temperature (T<sub>J</sub>) is too high,
- charge pump voltage (V<sub>CP</sub>) is too low ("charge pump under voltage"), and
- battery voltage (V<sub>BAT</sub>) is too low ("battery under voltage").

In order to report the occurrence of any of the above-listed failures to the diesel engine management system the L9524C provides two protocols: go/no-go protocol for mode 1 and serial protocol for modes 2 to 6.

The go/no-go protocol is only able to report if any of the above-listed failures occurred. This is done according to the following table:

Table 7. Go / no-go protocol description

| V <sub>CI</sub>     | V <sub>DO</sub> at "no failure" | V <sub>DO</sub> at "any failure" |  |  |
|---------------------|---------------------------------|----------------------------------|--|--|
| V <sub>CI off</sub> | V <sub>DOL</sub>                | V <sub>VS</sub>                  |  |  |
| V <sub>Cl on</sub>  | V <sub>VS</sub>                 | V <sub>DOL</sub>                 |  |  |

Note: overcurrent failures are stored until power-down.

The serial protocol is able to report different kinds of failures and to assign them to the corresponding glow plugs. Therefore, occurring failures are written into an internal 8-bit failure register:

Table 8. Failure register description

| Bit | Meaning of high state   |
|-----|---|
| 1   | Open-load or overcurrent <sup>(1)</sup> failure at glow plug 1  |
| 2   | Open-load or overcurrent <sup>(1)</sup> failure at glow plug 2  |
| 3   | Open-load or overcurrent <sup>(1)</sup> failure at glow plug 3  |
| 4   | Open-load or overcurrent <sup>(1)</sup> failure at glow plug 4  |
| 5   | Open-load or overcurrent <sup>(1)</sup> failure at glow plug 5  |
| 6   | Open-load or overcurrent <sup>(1)</sup> failure at glow plug 6  |
| 7   | Overcurrent failure at any glow plug <sup>(1)</sup> or battery voltage (V <sub>BAT</sub> ) is too low <sup>(2)</sup> ("battery undervoltage")   |
| 8   | One or more of the following failures ("module failure"): any switch is defect supply voltage ( $V_{VS}$ ) is too low ("undervoltage") supply voltage ( $V_{VS}$ ) is too high ("overvoltage") junction temperature ( $T_J$ ) is too high charge pump voltage ( $V_{CP}$ ) is too low ("charge pump undervoltage") battery voltage ( $V_{BAT}$ ) is too low (2) ("battery under voltage") |

- 1. overcurrent failures are stored until power-down
- 2. if battery voltage is too low ("battery under voltage") bits 7 and 8 are high

Bits 1 to 6 are assigned to the glow plugs. Depending on bit 7 they show open-load (bit 7 is low) or overcurrent failures (bit 7 is high). Bit 8 shows if there is any of the listed failures ("module failure"). In case of a battery under voltage failure bits 7 and 8 are high and all other bits are low as long as there is no overcurrent failure stored.

For transmitting the contents of the failure register the PWM signal applied to the CI pin is used as clock input: at any falling edge of the CI signal (see section "Control input") the DO pin shows the value of the next bit of the bit stream after  $t_{DO\ del}$ .

577

Each transmission frame consists of a beginning delimiter (one low bit) followed by the 8 bits of the failure register beginning with bit 1. After the ending delimiter (one high bit) the diagnostic output stage is inactive and is resistively pulled up to  $V_{\rm VS}$ .

The L9524C starts transmitting the first frame at the very first falling edge of the CI signal after power-on. Since at that time the contents of the failure register are clear the first 9 bits (beginning delimiter followed by the contents of the 8-bit failure register) which are transmitted are always low. The L9524C repeats transmission of the frame every 32 falling edges of the CI signal. Only during the time when the diagnostic output stage is inactive (i.e. between the transmission of two frames) the contents of the failure register can be written.




Figure 7. Serial diagnostic interface protocol

## 4.5 Current monitoring

The L9524C is able to monitor the current through 6 glow plugs by measuring the voltage drop across sense resistors. Therefore, there are 4 positive sense input pins (SP1, SP2, SP3, SP4) and 6 negative sense input pins (SN1, SN2, SN3, SN4, SN5, SN6). The sense input pins must be connected to the sense resistors according to the following table:

| Sense resistor of glow plug | Positive sense input pin | Negative sense input pin |
|-----------------------------|--------------------------|--------------------------|
| 1                           | SP1                      | SN1                      |
| 2                           | SP2                      | SN2                      |
| 3                           | SP3                      | SN3                      |
| 4                           | SP4                      | SN4                      |
| 5                           | SP2                      | SN5                      |
| 6                           | SP4                      | SN6                      |

Table 9. Sense input pin connection

In relay mode (modes 1 and 2) the positive sense input pins are short-circuited since the relay is the only switch. In transistor mode (modes 3 to 6) glow plug 5 is switched with transistor 2 and glow plug 6 with transistor 4. Therefore only 4 positive sense input pins are necessary.

If the voltage drop across the sense resistor is less than  $\Delta V_{OL}$  for at least  $t_{OL \, fil}$  an open-load failure is detected as long as  $V_{VS} > V_{VS \, ol}$ . If it is greater than  $\Delta V_{OC}$  (see below for definition) for at least  $t_{OC \, fil}$  an overcurrent failure is detected and the corresponding switch is switched off and remains switched off until power-down. The threshold for overcurrent failures  $\Delta V_{OC}$  can be varied by the voltage applied to the OCT pin (see section "Overcurrent threshold variation").

In modes 1 to 4 the overcurrent threshold is constant with respect to the temperature  $(TC_{OC} = 0)$ . But in modes 5 and 6 the overcurrent threshold increases linearly with the temperature 9 to compensate the first-order temperature coefficient of the  $R_{DS(on)}$  of the external power MOSFET's which are used as sense resistors in these modes:

#### **Equation 1**

$$\Delta V_{OC} = \Delta V_{OC \ 0} (1 + TC_{OC} (9 + 40^{\circ}C)).$$

### 4.6 Switch monitoring

The L9524C monitors the voltages across the glow plugs (using the negative sense input pins SN1, SN2, SN3, and SN4) to detect if the corresponding switches work properly or not. A switch is detected as defect if it is switched on but the voltage across the corresponding glow plug(s) is less than  $V_{SD}$  for at least  $t_{SD \ fil}$  or if it is switched off but the voltage across the glow plug(s) is greater than  $V_{SD}$  for at least  $t_{SD \ fil}$ .

### 4.7 Thermal shutdown

If the junction temperature becomes greater than  $T_{JSD}$  all glow plugs are switched off. They are switched on again if the junction temperature falls below  $T_{JSD}$ .

#### 4.8 Gate drivers

The L9524C contains four gate drivers (Gx pins) for external n-channel power MOSFET's in high-side configuration. Each gate driver provides a slope control by charging and discharging the gates of the external power MOSFET's with constant currents ( $I_{G\ on}$  or  $I_{G\ off}$ ). To adjust the slopes these currents can be varied using the CUR pin (see section "Gate charge/discharge current variation"). The charging current source is supplied by an external capacitor connected to the charge pump output (CP) pin. The gate-to-source voltages are limited internally and without supply voltage ( $V_{VS}$ ) the gates and the sources of the external power MOSFET's are short-circuited.

During free-wheeling of inductive loads the gates of the external power MOSFET's are clamped to  $V_{G\ cl}$ . As a result, the power MOSFET's become conducting and the energy in the inductive loads is recirculated through the power MOSFET's.

577

### 4.9 Relay output

In relay mode (modes 1 and 2) the IO pin is used as output pin to control an external relay driver (e.g. a low-side switch which drives the relay). If the output stage of the IO pin is switched on it behaves like a voltage source ( $V_{IO}$ ) with output resistance  $R_{IO}$ . If it is switched off a pull-down current source is activated ( $I_{IO}$ ). The relay output suppresses pulses shorter than  $t_{IO}$  sup such that the relay can be permanently switched by applying appropriate PWM signals to the CI pin (see section "Control input").

In transistor mode (modes 3 to 6) the IO pin is used as input pin. Left open it is pulled down to ground and the power regulation feature (see section "Power regulation") is activated ( $V_{IO} < V_{IO\ pr}$ ). To deactivate the power regulation feature the IO pin must be connected to the CUR pin ( $V_{IO} = V_{CUR} > V_{IO\ pr}$ ).

### 4.10 Gate charge/discharge current variation

The CUR pin provides a constant current-limited output voltage V<sub>CUR</sub>. The gate charge (or discharge) current is a multiple of the current flowing out of the CUR pin and can therefore be varied by applying a resistor to the CUR pin.

In order to select the mode of operation the IO pin and/or the MS pin may be connected to the CUR pin (see section "Modes"). The IO pin contains a pull-down current source and the MS pin contains a pull-up current source. These currents are compensated if the corresponding pin is connected to the CUR pin in order not to affect the gate charge/discharge current.

### 4.11 Overcurrent threshold variation

The overcurrent threshold  $\Delta V_{OC}$  can be varied by connecting the OCT pin to an external resistive voltage divider between CUR pin and ground. If the OCT pin is left open it is pulled up to an internal supply voltage by a current source and a default value is used for the overcurrent threshold. This default value corresponds to the condition:  $V_{OCT} = V_{CUR}/6$ . In order not to de tune the voltage divider the pull-up current  $I_{OCT}$  source is deactivated when any glow plug is switched on.

#### 4.12 Advanced run-off control

In transistor mode (modes 3 to 6) the glow plugs are switched by an advanced run-off control. The target is to minimize changes in the load current. Therefore, the PWM signals applied to the glow plugs are phase-shifted to each other. There is a 5-step start-up procedure at the beginning of a switching sequence. In step 1 the phase shift between the glow plugs is set to a fixed value t<sub>del</sub>. Therefore, all glow plugs are switched on once in the first period of the PWM control input signal (CI) and are heated up quite simultaneously. During the start-up procedure the phase shift becomes a value equal to the on time of one glow plug. As a result, after the start-up procedure the glow plugs are switched on one after the other to get minimal changes in the load current.





Figure 8. Timing diagram of advanced run-off control

#### **Output timing** 4.13

In transistor mode (modes 3 to 6) there is a delay  $t_{\mbox{\scriptsize gap}}$  between switching off one glow plug and switching on the next one to avoid overlaps. Additionally, failures occurring during the slope (i.e. in the time period t<sub>sup</sub> after switching) are suppressed in all modes.



## 4.14 Power regulation

The power through each glow plug (here expressed by  $V_{RMS}$  which is the root-mean-square voltage across one glow plug) depends on the battery voltage  $V_{BAT}$  and the duty cycle  $t_{G}$  on the PWM signal applied to the external power MOSFET's:

#### **Equation 2**

$$V_{RMS} = V_{BAT} \cdot \sqrt{\frac{t_{G \text{ on}}}{T_{G}}}$$

In order to regulate the power through the glow plugs the L9524C measures  $V_{BAT}$  and adjusts  $t_{G\ on}/T_{G}$  of the gate drivers (G1...4) such that  $V_{RMS} = V_{RMS\ ref}$ , where  $V_{RMS\ ref}$  represents the desired power through each glow plug.

The desired power  $V_{RMS\ ref}$  is given by the input duty cycle  $t_{Cl\ on}/T_{Cl}$  which represents the desired output duty cycle at a nominal battery voltage of 12V:

#### **Equation 3**

$$V_{RMS \ ref} = 12V \cdot \sqrt{\frac{t_{CI \ on}}{t_{CI}}}$$

As a result, the actual output duty cycle of the gate drivers is given by:

#### **Equation 4**

$$\frac{t_{G~on}}{T_{G}} = \left(\frac{12V}{V_{BAT}}\right)^2 \cdot \frac{t_{CI~on}}{T_{CI}}$$

Note:

The L9524C varies both the on time  $t_{G \text{ on}}$  and the period  $T_{G}$  of the PWM output signal to vary the duty cycle  $t_{G \text{ on}}/T_{G}$ .

The accuracy of the power regulation is given by  $\Delta V_{RMS} = V_{RMS} - V_{RMS ref}$ 

The output jitter (electrical characteristics Item 8.8) is not taken in considuration while the average is zero over some periodes.

**5**//

Application diagrams L9524C

## 5 Application diagrams

Figure 10. Mode 1: relay mode, go/no-go diagnostic interface protocol





Figure 11. Mode 2: relay mode, serial diagnostic interface protocol



57





Figure 12. Mode 3: transistor mode, shunt sense, no power regulation






577

L9524C **Application diagrams** 

L9524 220R STP85NF55 220N Vbatt BAT KL87 KL30 СР 100R 恬 GND G1 KL31 220N G2 G3 G4 470P 10K SP1 Control SN1 100R SP2 Diagnosis DO SN2 100R SP3 士 47R SN3 SP4 47R SN4 CUR SN5 SN6 ОСТ Glow plug

Figure 14. Mode 5: transistor mode, transistor sense, no power regulation

Figure 15. Mode 6: transistor mode, transistor sense, power regulation




L9524C **Package information** 

#### **Package information** 6

In order to meet environmental requirements, ST (also) offers these devices in ECOPACK® packages. ECOPACK® packages are lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

SO24 mechanical data and package dimensions





Revision history L9524C

# 7 Revision history

Table 10. Document revision history

| Date        | Revision | Description of changes  |
|-------------|----------|---|
| 22-Sep-2006 | 1        | Initial release   |
| 29-Sep-2007 | 2        | Updated the Section 3.3: Electrical characteristics.  |
| 9-Jan-2008  | 3        | Modified the Figure 5 and Figure 7. Added the sub-title Section 4.3: Control input. Modified the values of the items 1.8, 6.4 and 7.2, and the parameter definition of the item 8.6 in the Section 3.3: Electrical characteristics. |
| 17-Sep-2013 | 4        | Updated Disclaimer  |

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

