



HV7224

Functional Block Diagram



Typical Application Circuit



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

| | |
|--|------------------------|
| Supply Voltage, V_{DD} | –0.5V to +7V |
| High-Voltage Supply Voltage, V_{PP} | –0.5V to +260V |
| Logic Input Levels | –0.5V to $V_{DD}+0.5V$ |
| Maximum Junction Temperature, $T_{J(MAX)}$ | +125°C |
| Storage Temperature, T_S | –65°C to +150°C |
| Continuous Total Power Dissipation: | |
| 64-lead PQFP (Note 1) | 1200 mW |

† **Notice:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: For operations above 25°C ambient, derate linearly to maximum operating temperature at 20 mW/°C.

RECOMMENDED OPERATING CONDITIONS

| Parameter | Sym. | Min. | Typ. | Max. | Unit | Conditions |
|---|-----------|--------------|------|--------------|------|------------------------|
| Logic Supply Voltage | V_{DD} | 4.5 | — | 5.5 | V | |
| High-Voltage Supply Voltage | V_{PP} | 0 | — | 240 | V | Note 1 |
| High-Level Input Voltage | V_{IH} | 0.7 V_{DD} | — | V_{DD} | V | |
| Low-Level Input Voltage | V_{IL} | 0 | — | 0.2 V_{DD} | V | |
| Clock Frequency | f_{CLK} | — | — | 3 | MHz | |
| Operating Ambient Temperature | T_A | –40 | — | +85 | °C | |
| High-Voltage Output Current | I_O | — | — | ±70 | mA | |
| Allowable Current through Output Diodes | I_O | — | — | ±300 | mA | |

Note 1: Output will not switch at $V_{PP} = 0V$.

DC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Over recommended operating conditions unless otherwise stated, $V_{DD} = 5V$, $V_{PP} = 240V$, $T_A = 25^\circ C$.

| Parameter | | Sym. | Min. | Typ. | Max. | Unit | Conditions |
|--|-------------------|------------------|------|------|------|------|--|
| V _{DD} Supply Current | | I _{DD} | — | — | 10 | mA | f _{CLK} = 3 MHz, V _{DD} = 5.5V |
| V _{PP} Supply Current | | I _{PP} | — | — | 2 | mA | All outputs low or High-Z |
| | | | — | — | 4 | mA | One output high (Note 1) |
| Quiescent V _{DD} Supply Current | | I _{DDQ} | — | — | 100 | μA | All V _{IN} = GND or V _{DD} |
| High-Level Logic Input Current | | I _{IH} | — | — | 1 | μA | V _{IH} = V _{DD} |
| Low-Level Logic Input Current | | I _{IL} | — | — | −1 | μA | V _{IL} = 0V |
| High-Level Output Voltage | HV _{OUT} | V _{OH} | 190 | — | — | V | I _O = −70 mA |
| | Data Out | | 4.5 | — | — | V | I _O = −100 μA |
| Low-Level Output Voltage | HV _{OUT} | V _{OL} | — | — | 50 | V | I _O = 70 mA |
| | Data Out | | — | — | 0.5 | V | I _O = 100 μA |
| HV _{OUT} Saturation Current | P-channel | I _{SAT} | −80 | — | — | mA | |
| | N-channel | | 75 | — | — | mA | |

Note 1: Only one output can be turned on at a time.

AC ELECTRICAL CHARACTERISTICS

Electrical Specifications: $V_{DD} = 5V$ and $T_A = 25^\circ C$.


| Parameter | Sym. | Min. | Typ. | Max. | Unit | Conditions |
|--|----------------------|------|------|------|------------|--|
| Clock Frequency | f_{CLK} | — | — | 3 | MHz | Per register, $C_L = 15 \text{ pF}$ |
| Clock Width, High or Low | t_{WL} , t_{WH} | 150 | — | — | ns | |
| Data Setup Time before Clock Rises | t_{SUD} | 50 | — | — | ns | |
| Data Hold Time after Clock Rises | t_{HD} | 50 | — | — | ns | |
| HV _{OUT} Delay from Clock Rises (High-Z to H or L) | t_{SUC} | — | — | 1 | μs | $C_L = 330 \text{ pF} // R_L = 10 \text{ k}\Omega$ |
| HV _{OUT} Delay from Output Enable \overline{OE} Falls | t_{SUE} | — | — | 600 | ns | $C_L = 330 \text{ pF} // R_L = 10 \text{ k}\Omega$ |
| HV _{OUT} Delay from Clock Rises (H or L to High-Z) | t_{HC} | — | — | 2 | μs | $C_L = 330 \text{ pF} // R_L = 10 \text{ k}\Omega$ |
| HV _{OUT} Delay from Output Enable \overline{OE} Falls | t_{HE} | — | — | 600 | ns | $C_L = 330 \text{ pF} // R_L = 10 \text{ k}\Omega$ |
| Delay Time Clock to Data Output Falls | t_{DHL} | — | — | 250 | ns | $C_L = 15 \text{ pF}$ (Note 1) |
| Delay Time Clock to Data Output Rises | t_{DLH} | — | — | 250 | ns | $C_L = 15 \text{ pF}$ (Note 1) |
| HV _{OUT} Fall Time | t_{ONF} | — | — | 2 | μs | $C_L = 330 \text{ pF} // R_L = 10 \text{ k}\Omega$ |
| HV _{OUT} Rise Time | t_{ONR} | — | — | 2 | μs | $C_L = 330 \text{ pF} // R_L = 10 \text{ k}\Omega$ |
| POL Pulse Width | t_{POW} | 3 | — | — | μs | |
| Output Enable \overline{OE} Pulse Width | $t_{OE\overline{W}}$ | 3 | — | — | μs | |
| Slew Rate, V_{PP} | SR | — | — | 45 | V/ μs | One active output driving 4.7 nF load |

Note 1: The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the data output which is equal to t_{WH} .

TEMPERATURE SPECIFICATIONS

| Parameter | Sym. | Min. | Typ. | Max. | Unit | Conditions |
|-----------------------------------|---------------|------|------|------|------|------------|
| TEMPERATURE RANGE | | | | | | |
| Operating Ambient Temperature | T_A | -40 | — | +85 | °C | |
| Storage Temperature | T_S | -65 | — | +150 | °C | |
| Maximum Junction Temperature | $T_{J(MAX)}$ | -65 | — | +150 | °C | |
| PACKAGE THERMAL RESISTANCE | | | | | | |
| 64-lead PQFP | θ_{JA} | — | 41 | — | °C/W | |

Timing Waveforms



2.0 PIN DESCRIPTION

The two pin function options for the HV7224 64-lead PQFP are specified in [Table 2-1](#) and [Table 2-2](#). Refer to [Package Type](#) for the location of pins.

TABLE 2-1: OPTION A PIN FUNCTION TABLE

| Pin Number | Pin Name | Description |
|------------|-------------|----------------------------|
| 1 | HVOUT1/40 | High-voltage output |
| 2 | HVOUT2/39 | High-voltage output |
| 3 | HVOUT3/38 | High-voltage output |
| 4 | HVOUT4/37 | High-voltage output |
| 5 | HVOUT5/36 | High-voltage output |
| 6 | HVOUT6/35 | High-voltage output |
| 7 | HVOUT7/34 | High-voltage output |
| 8 | HVOUT8/33 | High-voltage output |
| 9 | HVOUT9/32 | High-voltage output |
| 10 | HVOUT10/31 | High-voltage output |
| 11 | HVOUT11/30 | High-voltage output |
| 12 | HVOUT12/29 | High-voltage output |
| 13 | HVOUT13/28 | High-voltage output |
| 14 | HVOUT14/27 | High-voltage output |
| 15 | HVOUT15/26 | High-voltage output |
| 16 | HVOUT16/25 | High-voltage output |
| 17 | HVOUT17/24 | High-voltage output |
| 18 | HVOUT18/23 | High-voltage output |
| 19 | HVOUT19/22 | High-voltage output |
| 20 | HVOUT20/21 | High-voltage output |
| 21 | VPP | High-voltage power supply |
| 22 | NC | No connection |
| 23 | GND (Power) | High-voltage supply ground |
| 24 | GND (Logic) | Logic supply ground |
| 25 | DIR | Direction pin |
| 26 | VDD | Logic supply voltage |
| 27 | CLK | Clock pin |
| 28 | NC | No connection |
| 29 | SHIFT | Shift pin |
| 30 | NC | No connection |
| 31 | DRIOA | Data reset pin A |
| 32 | NC | No connection |
| 33 | NC | No connection |
| 34 | DRIOB | Data reset pin B |

Note: Pin designation for DIR H/L, Shift = L.
 Example: For DIR = H, Pin 1 is HV_{OUT}1
 For DIR = L, Pin 1 is HV_{OUT}40

TABLE 2-1: OPTION A PIN FUNCTION TABLE (CONTINUED)

| Pin Number | Pin Name | Description |
|------------|-------------------------|----------------------------|
| 35 | $\overline{\text{OE}}$ | Output Enable pin |
| 36 | NC | No connection |
| 37 | $\overline{\text{POL}}$ | Polarity pin |
| 38 | NC | No connection |
| 39 | VDD | Logic supply voltage |
| 40 | NC | No connection |
| 41 | GND (Logic) | Logic supply ground |
| 42 | GND (Power) | High-voltage supply ground |
| 43 | NC | No connection |
| 44 | VPP | High-voltage power supply |
| 45 | HVOUT21/20 | High-voltage output |
| 46 | HVOUT22/19 | High-voltage output |
| 47 | HVOUT23/18 | High-voltage output |
| 48 | HVOUT24/17 | High-voltage output |
| 49 | HVOUT25/16 | High-voltage output |
| 50 | HVOUT26/15 | High-voltage output |
| 51 | HVOUT27/14 | High-voltage output |
| 52 | HVOUT28/13 | High-voltage output |
| 53 | HVOUT29/12 | High-voltage output |
| 54 | HVOUT30/11 | High-voltage output |
| 55 | HVOUT31/10 | High-voltage output |
| 56 | HVOUT32/9 | High-voltage output |
| 57 | HVOUT33/8 | High-voltage output |
| 58 | HVOUT34/7 | High-voltage output |
| 59 | HVOUT35/6 | High-voltage output |
| 60 | HVOUT36/5 | High-voltage output |
| 61 | HVOUT37/4 | High-voltage output |
| 62 | HVOUT38/3 | High-voltage output |
| 63 | HVOUT39/2 | High-voltage output |
| 64 | HVOUT40/1 | High-voltage output |

Note: Pin designation for DIR H/L, Shift = L.
 Example: For DIR = H, Pin 1 is HV_{OUT}1
 For DIR = L, Pin 1 is HV_{OUT}40

TABLE 2-2: OPTION B PIN FUNCTION TABLE

| Pin Number | Pin Name | Description |
|------------|------------------|----------------------------|
| 1 | HVOUT20/21 | High-voltage output |
| 2 | HVOUT19/22 | High-voltage output |
| 3 | HVOUT18/23 | High-voltage output |
| 4 | HVOUT17/24 | High-voltage output |
| 5 | HVOUT16/25 | High-voltage output |
| 6 | HVOUT15/26 | High-voltage output |
| 7 | HVOUT14/27 | High-voltage output |
| 8 | HVOUT13/28 | High-voltage output |
| 9 | HVOUT12/29 | High-voltage output |
| 10 | HVOUT11/30 | High-voltage output |
| 11 | HVOUT10/31 | High-voltage output |
| 12 | HVOUT9/32 | High-voltage output |
| 13 | HVOUT8/33 | High-voltage output |
| 14 | HVOUT7/34 | High-voltage output |
| 15 | HVOUT6/35 | High-voltage output |
| 16 | HVOUT5/36 | High-voltage output |
| 17 | HVOUT4/37 | High-voltage output |
| 18 | HVOUT3/38 | High-voltage output |
| 19 | HVOUT2/39 | High-voltage output |
| 20 | HVOUT1/40 | High-voltage output |
| 21 | VPP | High-voltage power supply |
| 22 | NC | No connection |
| 23 | GND (Power) | High-voltage supply ground |
| 24 | GND (Logic) | Logic supply ground |
| 25 | DIR | Direction pin |
| 26 | VDD | Logic supply voltage |
| 27 | CLK | Clock pin |
| 28 | NC | No connection |
| 29 | SHIFT | Shift pin |
| 30 | NC | No connection |
| 31 | DRIOA | Data reset pin A |
| 32 | NC | No connection |
| 33 | NC | No connection |
| 34 | DRIOB | Data reset pin B |
| 35 | \overline{OE} | Output enable pin |
| 36 | NC | No connection |
| 37 | \overline{POL} | Polarity pin |
| 38 | NC | No connection |
| 39 | VDD | Logic supply voltage |

Note: Pin designation for DIR H/L, Shift = H.
Example: For DIR = H, Pin 1 is HVOUT20
For DIR = L, Pin 1 is HVOUT21

TABLE 2-2: OPTION B PIN FUNCTION TABLE (CONTINUED)

| Pin Number | Pin Name | Description |
|------------|-------------|---------------------------|
| 40 | NC | No connection |
| 41 | GND (Logic) | Logic supply ground |
| 42 | GND (Power) | Ground power |
| 43 | NC | No connection |
| 44 | VPP | High-voltage power supply |
| 45 | HVOUT40/1 | High-voltage output |
| 46 | HVOUT39/2 | High-voltage output |
| 47 | HVOUT38/3 | High-voltage output |
| 48 | HVOUT37/4 | High-voltage output |
| 49 | HVOUT36/5 | High-voltage output |
| 50 | HVOUT35/6 | High-voltage output |
| 51 | HVOUT34/7 | High-voltage output |
| 52 | HVOUT33/8 | High-voltage output |
| 53 | HVOUT32/9 | High-voltage output |
| 54 | HVOUT31/10 | High-voltage output |
| 55 | HVOUT30/11 | High-voltage output |
| 56 | HVOUT29/12 | High-voltage output |
| 57 | HVOUT28/13 | High-voltage output |
| 58 | HVOUT27/14 | High-voltage output |
| 59 | HVOUT26/15 | High-voltage output |
| 60 | HVOUT25/16 | High-voltage output |
| 61 | HVOUT24/17 | High-voltage output |
| 62 | HVOUT23/18 | High-voltage output |
| 63 | HVOUT22/19 | High-voltage output |
| 64 | HVOUT21/20 | High-voltage output |

Note: Pin designation for DIR H/L, Shift = H.
Example: For DIR = H, Pin 1 is HVOUT20
For DIR = L, Pin 1 is HVOUT21

3.0 FUNCTIONAL DESCRIPTION

Follow the steps in [Table 3-1](#) to power up and power down the HV7224.

TABLE 3-1: POWER-UP AND POWER-DOWN SEQUENCE

| Power-Up | | Power-Down | |
|----------|--|------------|--|
| Step | Description | Step | Description |
| 1 | Connect ground. | 1 | Remove V_{PP} . (Note 1) |
| 2 | Apply V_{DD} . | 2 | Remove all inputs. |
| 3 | Set all inputs (Data, CLK, EN, etc.) to a known state. | 3 | Remove V_{DD} . |
| 4 | Apply V_{PP} . (Note 1) | 4 | Disconnect ground. |

Note 1: The V_{PP} should not drop below V_{DD} during operation.

TABLE 3-2: TRUTH FUNCTION TABLE

| I/O Relations | Inputs | | | | | High-voltage Outputs |
|---------------|--------|-----|----------|------------------|-----------------|----------------------|
| | CLK | DIR | S/R DATA | \overline{POL} | \overline{OE} | |
| O/P HIGH | X | X | H | H | L | H |
| O/P OFF | X | X | L | X | L | High-Z |
| O/P LOW | X | X | H | L | L | L |
| O/P OFF | X | X | X | X | H | All O/P High-Z |

Note: H = High-logic level
 L = Low-logic level
 X = Irrelevant
 Data input (DR_{IO}) loaded on the low-to-high transition of the clock.
 Only one active output can be set at a time.

TABLE 3-3: OUTPUT SEQUENCE OPERATION TABLE

| DIR | SHIFT | Data Reset In | Data Reset Out | HV _{OUT} # Sequence | Direction (Note 1) |
|-----|-------|---------------|---------------------------------------|------------------------------|--------------------------------------|
| L | L | DR_{IOB} | DR_{IOA} (Note 2) | 40 → 1 | ↻ |
| H | L | DR_{IOA} | DR_{IOB} (Note 3) | 1 → 40 | ↻ |
| L | H | DR_{IOB} | DR_{IOA} (Note 2) | 20 → 1 → 40 → 21 | ↻ |
| H | H | DR_{IOA} | DR_{IOB} (Note 3) | 21 → 40 → 1 → 20 | ↻ |

Note 1: Reference to package outline or chip layout drawing
2: DR_{IOA} is DR_{IOB} delayed by 40 clock pulses.
3: DR_{IOB} is DR_{IOA} delayed by 40 clock pulses.





FIGURE 3-1: Input and Output Equivalent Circuits.

4.0 PACKAGE MARKING INFORMATION

4.1 Packaging Information



| | | |
|----------------|--|---|
| Legend: | XX...X | Product Code or Customer-specific information |
| | Y | Year code (last digit of calendar year) |
| | YY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |
| | ^(e3) | Pb-free JEDEC [®] designator for Matte Tin (Sn) |
| | * | This package is Pb-free. The Pb-free JEDEC designator (^(e3)) can be found on the outer packaging for this package. |
| Note: | In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo. | |

HV7224

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (April 2020)

- Converted Supertex Doc # DSFP-HV7224 to Microchip DS20005895A
- Removed “HVCMOS[®] Technology” in the Features section
- Changed the package marking format
- Made minor changes throughout the document

PRODUCT IDENTIFICATION SYSTEM

PART NO.

XX - **X** - **X**

Device **Package Options** **Environmental** **Media Type**

| | |
|----------------|---|
| a) HV7224PG-G: | 40-Channel Symmetric Row Driver, 64-lead PQFP, 66/Tray |
|----------------|---|

| | | | |
|----------------|---------|---|---------------------------------------|
| Device: | HV7224 | = | 40-Channel Symmetric Row Driver |
| Package: | PG | = | 64-lead PQFP |
| Environmental: | G | = | Lead (Pb)-free/RoHS-compliant Package |
| Media Type: | (blank) | = | 66/Tray for a PG Package |

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SSI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5917-0

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820