Absolute Maximum Ratings^[1] $T_c = +25^{\circ}C$

Symbol	Parameter	Unit	SOT-23	SOT-323
I _f	Forward Current (1 µs Pulse)	Amp	1	1
P _{IV}	Peak Inverse Voltage	V	Same as V _{BR}	Same as V_{BR}
T	Junction Temperature	°C	150	150
T _{stg}	Storage Temperature	°C	-65 to 150	-65 to 150
θ_{jc}	Thermal Resistance ^[2]	°C/W	500	150

Notes:

1. Operation in excess of any one of these conditions may result in permanent damage to the device. 2. $T_c = +25$ °C, where T_c is defined to be the temperature at the package pins where contact is made to the circuit board.

Part Number HSMP-	Package Marking Code	Lead Code	Configuration	Minimum Breakdown Voltage V _{BR} (V)	Maximum Total Capacitance C _T (pF)	Minimum Resistance at I _F = 0.01mA, RH (Ω)	Maximum Resistance at I _F = 20mA, R _L (Ω)	Maximum Resistance at I _F = 100mA, RT (Ω)	Resistance at I _F = 1mA, R _M (Ω)
3810	EO	0	Single						
3812	E2	2	Series						
3813	E3	3	Common Anode						
3814	E4	4	Common Cathode						
3815	E5	5	Reverse Series	100	0.35	1500	10	3.0	48 to 70
381B	E0	В	Single						
381C	E2	С	Series						
381E	E3	E	Common Anode						
381F	E4	F	Common Cathode]					
Test Conc	litions	·		$V_{R} = V_{BR}$ Measure $I_{R} \le 10 \text{uA}$	$V_{R} = 50V$ f = 1MHz	I _F = 0.01mA f = 100MHz	$I_F = 20mA$ f = 100MHz	I _F = 100mA f = 100MHz	$I_F = 1mA$ f = 100MHz

Electrical Specifications $T_c = +25$ °C (Each Diode) Conventional Diodes

High Frequency (Low Inductance, 500 MHz – 3 GHz) PIN Diodes

Part Number HSMP-	Package Marking Code	Lead Code	Configuration	Minimum Breakdown Voltage V _{BR} (V)	Maximum Series Resistance R _s (Ω)	Series Resistance I _F = 1mA, R _M (Ω)	Typical Total Capacitance C _T (pF)	Maximum Total Capacitance C _T (pF)	Typical Total Inductance L _r (nH)
4810	EB	В	Dual Cathode	100	2	40 70	0.25	0.4	1
481B	EB	В	Dual Cathode	- 100	3	48 - 70	0.35	0.4	I
Test Conc	ditions			$V_{R} = V_{BR}$ Measure $I_{R} \le 10 \mu A$	I _F = 100mA f = 100MHz	$I_F = 1mA$ f = 100MHz	$V_{R} = 50V$ f = 1MHz	$V_{R} = 50V$ f = 1MHz	f = 500MHz - 3GHz

Typical Parameters at $T_c = 25^{\circ}C$

Part Number	Series Resistance	Carrier Lifetime	Reverse Recovery Time	Total Capacitance
HSMP-	R _s (Ω)	τ (ns)	T _{rr} (ns)	С _т (рF)
381x	53	1500	300	0.27 @ 50 V
Test Conditions	$I_F = 1 \text{ mA}$ f = 100 MHz	$I_{p} = 50 \text{ mA}$ $I_{R} = 250 \text{ mA}$	$V_{R} = 10 V$ $I_{F} = 20 mA$ 90% Recovery	f = 1 MHz

Typical Parameters at $T_c = 25^{\circ}C$ (unless otherwise noted), Single Diode



Figure 1. RF Capacitance vs. Reverse Bias.



Figure 2. RF Resistance vs. Forward Bias Current, f = 100MHz



Figure 3. 2nd Harmonic Input Intercept Point vs. Diode RF Resistance.



Typical Applications for Multiple Diode Products



Figure 5. Four Diode π Attenuator. See Application Note 1048 for Details.

Notes:

3. Typical values were derived using limited samples during initial product characterization and may not be representative of the overall distribution.

Typical Applications for HSMP-481x Low Inductance Series

Microstrip Series Connection for HSMP-481x Series

In order to take full advantage of the low inductance of the HSMP-481x series when using them in series applications, both lead 1 and lead 2 should be connected together, as shown in Figure 7.





Figure 6. Internal Connections.

Figure 7. Circuit Layout.

Microstrip Shunt Connections for HSMP-481x Series

In Figure 8, the center conductor of the microstrip line is interrupted and leads 1 and 2 of the HSMP-481x series diode are placed across the resulting gap. This forces the 1.5 nH lead inductance of leads 1 and 2 to appear as part of a low pass filter, reducing the shunt

parasitic inductance and increasing the maximum available attenuation. The 0.3 nHof shunt inductance external to the diode is created by the via holes, and is a good estimate for 0.032" thick material.



Figure 8. Circuit Layout.



Figure 9. Equivalent Circuit.

Typical Applications for HSMP-481x Low Inductance Series (continued)

Co-Planar Waveguide Shunt Connection for HSMP-481x Series

Equivalent Circuit Model HSMP-381x Chip*

Co-Planar waveguide, with ground on the top side of the printed circuit board, is shown in Figure 10. Since it eliminates the need for via holes to ground, it offers lower shunt parasitic inductance and higher maximum attenuation when compared to microstrip circuit.





I = Forward Bias Current in mA

*See AN1124 for package models.

Figure 10. Circuit Layout.



Figure 11. Equivalent Circuit.

Assembly Information SOT-323 PCB Footprint

A recommended PCB pad layout for the miniature SOT-323 (SC-70) package is shown in Figure 12 (dimensions are in inches). This layout provides ample allowance for package placement by automated assembly equipment without adding parasitics that could impair the performance.



Dimensions in inches Figure 12. Recommended PCB Pad Layout for Avago's SC70 3L/S0T-323 Products.

SOT-23 PCB Footprint



Figure 13. Recommended PCB Pad Layout for Avago's SOT-23 Products.

SMT Assembly

Reliable assembly of surface mount components is a complex process that involves many material, process, and equipment factors, including: method of heating (e.g., IR or vapor phase reflow, wave soldering, etc.) circuit board material, conductor thickness and pattern, type of solder alloy, and the thermal conductivity and thermal mass of components. Components with a low mass, such as the SOT-323/-23 package, will reach solder reflow temperatures faster than those with a greater mass.

After ramping up from room temperature, the circuit board with components attached to it (held in place with solder paste) passes through one or more preheat zones. The preheat zones increase the temperature of the board and components to prevent thermal shock and begin evaporating solvents from the solder paste. The reflow zone briefly elevates the temperature sufficiently to produce a reflow of the solder.

The rates of change of temperature for the ramp-up and cool-down zones are chosen to be low enough to not cause deformation of the board or damage to components due to thermal shock. The maximum temperature in the reflow zone (T_{MAX}) should not exceed 260°C.

These parameters are typical for a surface mount assembly process for Avago diodes. As a general guideline, the circuit board and components should be exposed only to the minimum temperatures and times necessary to achieve a uniform reflow of solder.

Package Dimensions Outline 23 (SOT-23)





XXX-package marking Drawings are not to scale

	- > - (•	
	DIMENSIONS (mm)		
SYMBOL	MIN.	MAX.	
Α	0.79	1.20	
A1	0.000	0.100	
В	0.30	0.54	
C	0.08	0.20	
D	2.73	3.13	
E1	1.15	1.50	
е	0.89	1.02	
e1	1.78	2.04	
e2	0.45	0.60	
E	2.10	2.70	
L	0.45	0.69	

Outline SOT-323 (SC-70)



۲.

MAX.

1.00

0.10

0.40

0.25

2.25

1.40

2.40

0.46

Package Characteristics

Lead Material	Copper (SOT-323); Alloy 42 (SOT-23)
Lead Finish	Tin 100% (Lead-free option)
Maximum Soldering Temperature	
Minimum Lead Strength	
Typical Package Inductance	

Ordering Information

Specify part number followed by option. For example:



- Bulk or Tape and Reel Option

Part Number; x = Lead Code

Surface Mount PIN

Option Descriptions

-BLKG = Bulk, 100 pcs. per antistatic bag -TR1G = Tape and Reel, 3000 devices per 7" reel -TR2G = Tape and Reel, 10,000 devices per 13" reel

Tape and Reeling conforms to Electronic Industries RS-481, "Taping of Surface Mounted Components for Automated Placement."

7

Device Orientation For Outlines SOT-23/323





Note: "AB" represents package marking code. "C" represents date code.

Tape Dimensions and Product Orientation For Outline SOT-23







	DESCRIPTION	SYMBOL	SIZE (mm)	SIZE (INCHES)
CAVITY	LENGTH	A ₀	$\textbf{3.15} \pm \textbf{0.10}$	$\textbf{0.124} \pm \textbf{0.004}$
	WIDTH	B ₀	2.77 ± 0.10	0.109 ± 0.004
	DEPTH	K ₀	$\textbf{1.22} \pm \textbf{0.10}$	$\textbf{0.048} \pm \textbf{0.004}$
	PITCH	Р	$\textbf{4.00} \pm \textbf{0.10}$	0.157 ± 0.004
	BOTTOM HOLE DIAMETER	D ₁	1.00 + 0.05	$\textbf{0.039} \pm \textbf{0.002}$
PERFORATION	DIAMETER	D	1.50 + 0.10	0.059 + 0.004
	PITCH	P ₀	$\textbf{4.00} \pm \textbf{0.10}$	0.157 ± 0.004
	POSITION	E	$\textbf{1.75} \pm \textbf{0.10}$	$\textbf{0.069} \pm \textbf{0.004}$
CARRIER TAPE	WIDTH	w	8.00 + 0.30 - 0.10	0.315+0.012-0.004
	THICKNESS	t1	$\textbf{0.229} \pm \textbf{0.013}$	0.009 ± 0.0005
DISTANCE BETWEEN	CAVITY TO PERFORATION (WIDTH DIRECTION)	F	$\textbf{3.50} \pm \textbf{0.05}$	$\textbf{0.138} \pm \textbf{0.002}$
CENTERLINE	CAVITY TO PERFORATION (LENGTH DIRECTION)	P ₂	$\textbf{2.00} \pm \textbf{0.05}$	$\textbf{0.079} \pm \textbf{0.002}$

Tape Dimensions and Product Orientation For Outline SOT-323



For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. Obsoletes AV01-0378EN AV02-0402EN - December 22, 2009

