



Symbol	Parameter	Test Conditions	6	Min	Тур	Max	Units
Off Cha	racteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		900			V
$\Delta BV_{DSS}$	Breakdown Voltage Temperature			500			
$/ \Delta T_J$	Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C			0.96		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 900 \text{ V}, V_{GS} = 0 \text{ V}$				10	μA
	$v_{\rm DS} = 720  \text{V},  1_{\rm C} = 125^{\circ} \text{C}$		)			100	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	$V_{GS} = 30 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$				100	nA
GSSR	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$				-100	nA
On Cha	racteristics						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		3.0		5.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2.9 \text{ A}$			1.5	1.9	Ω
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 2.9 A	(Note 4)		6.3		S
	c Characteristics	Ι					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25 V, V_{GS} = 0 V,$ f = 1.0 MHz			1440	1880	pF
C <sub>oss</sub> C <sub>rss</sub>	Output Capacitance Reverse Transfer Capacitance				140 17	185 23	pF pF
Switchi	ng Characteristics					[]	
d(on)	Turn-On Delay Time				35	80	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 450 \text{ V}, \text{ I}_{D} = 5.8 \text{ A},$			80	170	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	R <sub>G</sub> = 25 Ω			95	200	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note 4, 5) $V_{DS} = 720 \text{ V}, \text{ I}_D = 5.8 \text{ A},$ $V_{GS} = 10 \text{ V}$ (Note 4, 5)			55	120	ns
Qg	Total Gate Charge				40	52	nC
Q <sub>gs</sub>	Gate-Source Charge				8.5		nC
Q <sub>gd</sub>	Gate-Drain Charge				20		nC
- · •							
	ource Diode Characteristics an	•	S			5.0	
I <sub>S</sub>	Maximum Continuous Drain-Source Did					5.8	A
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode F	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 5.8 \text{ A}$				23.2	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage Reverse Recovery Time	$V_{GS} = 0 V, I_S = 5.8 A,$ $V_{GS} = 0 V, I_S = 5.8 A,$			400	1.4 	V
t <sub>rr</sub> Q <sub>rr</sub>	Reverse Recovery Charge	$dI_{\rm F} / dt = 100 \text{ A/}\mu\text{s}$	(Note 4)		400		ns μC
αn	Reverse Receivery charge				4.0		μΟ
L = 40mH, $I_A$ $I_{SD} \le 5.8A$ , d Pulse Test :	ating : Pulse width limited by maximum junction temper $_{S}$ = 5.8A, $V_{DD}$ = 50V, $R_{G}$ = 25 $\Omega$ , Starting $T_{J}$ = 25°C $^{1}/^{1}/dt \leq 200/^{1}/ks$ , $V_{DD} \leq BV_{DSS}$ , Starting $T_{J}$ = 25°C Pulse width $\leq$ 300 $\mu$ s, Duty cycle $\leq$ 2% adependent of operating temperature	rature					









Downloaded from Arrow.com.







## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> Bottomless<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup>  $E^2$ CMOS<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FAST<sup>®</sup> FASTr<sup>TM</sup> GTO<sup>TM</sup> HiSeC<sup>™</sup> ISOPLANAR<sup>™</sup> MICROWIRE<sup>™</sup> POP<sup>™</sup> PowerTrench<sup>®</sup> QFET<sup>™</sup> QS<sup>™</sup> Quiet Series<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET<sup>™</sup> TinyLogic<sup>™</sup> UHC<sup>™</sup> VCX<sup>™</sup>

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# **PRODUCT STATUS DEFINITIONS**

## **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International