

ON Semiconductor[®]

FDD8880

N-Channel PowerTrench[®] MOSFET 30V, 58A, 9m Ω


General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{DS(ON)}$ and fast switching speed.

Applications



DC/DC converters



Features

- $r_{DS(ON)} = 9m\Omega$, $V_{GS} = 10V$, $I_D = 35A$
- $r_{DS(ON)} = 12m\Omega$, $V_{GS} = 4.5V$, $I_D = 35A$
- High performance trench technology for extremely low ${\rm r}_{\rm DS(ON)}$
- Low gate charge
- High power and current handling capability
- RoHS Compliant



MOSFET Maximum Ratings T_C = 25°C unless otherwise noted


Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltage	30	V
V _{GS}	Gate to Source Voltage	±20	V
	Drain Current		
I _D	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 10V$) (Note 1)	58	А
	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 4.5V$) (Note 1)	51	А
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, with $R_{\theta JA} = 52^{\circ}C/W$)	13	Α
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 2)	53	mJ
	Power dissipation	55	W
P _D	Derate above 25°C	0.37	W/ºC
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C
	Characteristics		
	Characteristics Thermal Resistance Junction to Case TO-252	2.73	°C/W
Therma R _{θJC} R _{θJA}		2.73 100	°C/V °C/V


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8880	FDD8880	TO-252AA	13"	16mm	2500 units


©2008 Semiconductor Components Industries, LLC. September-2017, Rev. 2

irce Breakdown Voltage foltage Drain Current rce Leakage Current rce Threshold Voltage urce On Resistance stics itance acitance nsfer Capacitance ance charge at 10V charge at 5V	$\begin{tabular}{ c c c c } \hline I_D &= 250 \mu A, V_{GS} &= 0V \\ \hline V_{DS} &= 24V \\ \hline V_{GS} &= 0V \\ \hline T_C &= 150^\circ C \\ \hline V_{GS} &= \pm 20V \\ \hline \hline V_{GS} &= \pm 20V \\ \hline \hline I_D &= 35A, V_{GS} &= 10V \\ \hline I_D &= 35A, V_{GS} &= 4.5V \\ \hline I_D &= 35A, V_{GS} &= 4.5V \\ \hline I_D &= 35A, V_{GS} &= 10V, \\ \hline T_J &= 175^\circ C \\ \hline \hline V_{DS} &= 15V, V_{GS} &= 0V, \\ \hline f &= 1MHz \\ \hline V_{GS} &= 0.5V, f &= 1MHz \\ \hline V_{GS} &= 0V to 10V \\ \hline \end{tabular}$	30 - - - - - - - - - - - -	- - - 0.007 0.009 0.013 1260 260 150	- 1 250 ±100 2.5 0.009 0.012 0.015	V μA nA V Ω
oltage Drain Current rce Leakage Current rce Threshold Voltage urce On Resistance stics itance acitance nsfer Capacitance ance charge at 10V	$V_{DS} = 24V$ $V_{GS} = 0V$ $T_{C} = 150^{\circ}C$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $I_{D} = 35A, V_{GS} = 10V$ $I_{D} = 35A, V_{GS} = 4.5V$ $I_{D} = 35A, V_{GS} = 10V,$ $T_{J} = 175^{\circ}C$ $V_{DS} = 15V, V_{GS} = 0V,$ $f = 1MHz$ $V_{GS} = 0.5V, f = 1MHz$	- - - - - -	- - 0.007 0.009 0.013 1260 260	1 250 ±100 2.5 0.009 0.012 0.015	μA nA V Ω
oltage Drain Current rce Leakage Current rce Threshold Voltage urce On Resistance stics itance acitance nsfer Capacitance ance charge at 10V	$V_{DS} = 24V$ $V_{GS} = 0V$ $T_{C} = 150^{\circ}C$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $I_{D} = 35A, V_{GS} = 10V$ $I_{D} = 35A, V_{GS} = 4.5V$ $I_{D} = 35A, V_{GS} = 10V,$ $T_{J} = 175^{\circ}C$ $V_{DS} = 15V, V_{GS} = 0V,$ $f = 1MHz$ $V_{GS} = 0.5V, f = 1MHz$	- - - - - -	- - 0.007 0.009 0.013 1260 260	250 ±100 2.5 0.009 0.012 0.015	nA V Ω pF
rce Leakage Current rce Threshold Voltage urce On Resistance stics itance acitance nsfer Capacitance ance charge at 10V	$V_{GS} = 0V \qquad T_{C} = 150^{\circ}C$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $I_{D} = 35A, V_{GS} = 10V$ $I_{D} = 35A, V_{GS} = 4.5V$ $I_{D} = 35A, V_{GS} = 10V, T_{J} = 175^{\circ}C$ $V_{DS} = 15V, V_{GS} = 0V, f = 1MHz$	- 1.2	- 0.007 0.009 0.013 1260 260	±100 2.5 0.009 0.012 0.015	nA V Ω
rce Threshold Voltage urce On Resistance stics itance acitance nsfer Capacitance ance charge at 10V	$V_{GS} = \pm 20V$ $V_{GS} = V_{DS}, I_D = 250\mu A$ $I_D = 35A, V_{GS} = 10V$ $I_D = 35A, V_{GS} = 4.5V$ $I_D = 35A, V_{GS} = 10V,$ $T_J = 175^{\circ}C$ $V_{DS} = 15V, V_{GS} = 0V,$ $f = 1MHz$ $V_{GS} = 0.5V, f = 1MHz$	1.2 - - -	- 0.007 0.009 0.013 1260 260	2.5 0.009 0.012 0.015	V Ω pF
Irce On Resistance Istics Itance Insfer Capacitance	$\label{eq:linear} \begin{split} & \frac{I_D = 35A, V_{GS} = 10V}{I_D = 35A, V_{GS} = 4.5V} \\ & \frac{I_D = 35A, V_{GS} = 4.5V}{I_D = 35A, V_{GS} = 10V, \\ & T_J = 175^{\circ}C \\ \\ & \hline \\ & V_{DS} = 15V, V_{GS} = 0V, \\ & f = 1MHz \\ & V_{GS} = 0.5V, f = 1MHz \\ \end{split}$	- - - -	0.009 0.013 1260 260	0.009 0.012 0.015	Ω pF
Irce On Resistance Istics Itance Insfer Capacitance	$\label{eq:linear} \begin{split} & \frac{I_D = 35A, V_{GS} = 10V}{I_D = 35A, V_{GS} = 4.5V} \\ & \frac{I_D = 35A, V_{GS} = 4.5V}{I_D = 35A, V_{GS} = 10V, \\ & T_J = 175^{\circ}C \\ \\ & \hline \\ & V_{DS} = 15V, V_{GS} = 0V, \\ & f = 1MHz \\ & V_{GS} = 0.5V, f = 1MHz \\ \end{split}$	- - - -	0.009 0.013 1260 260	0.009 0.012 0.015	Ω pF
istics itance acitance nsfer Capacitance ance Charge at 10V	$\label{eq:linear} \begin{split} & \frac{I_D = 35A, V_{GS} = 10V}{I_D = 35A, V_{GS} = 4.5V} \\ & \frac{I_D = 35A, V_{GS} = 4.5V}{I_D = 35A, V_{GS} = 10V, \\ & T_J = 175^{\circ}C \\ \\ & \hline \\ & V_{DS} = 15V, V_{GS} = 0V, \\ & f = 1MHz \\ & V_{GS} = 0.5V, f = 1MHz \\ \end{split}$	-	0.009 0.013 1260 260	0.012 0.015	pF
istics itance acitance nsfer Capacitance ance Charge at 10V	$\begin{tabular}{ l_D = 35A, V_{GS} = 4.5V \\ \hline I_D = 35A, V_{GS} = 10V, \\ T_J = 175^{\circ}C \end{tabular} \\ \hline V_{DS} = 15V, V_{GS} = 0V, \\ \hline f = 1MHz \end{tabular} \\ \hline V_{GS} = 0.5V, f = 1MHz \end{tabular}$	-	0.013 1260 260	0.015 -	pF
istics itance acitance nsfer Capacitance ance Charge at 10V	$I_{D} = 35A, V_{GS} = 10V,$ $T_{J} = 175^{\circ}C$ $V_{DS} = 15V, V_{GS} = 0V,$ $f = 1MHz$ $V_{GS} = 0.5V, f = 1MHz$	-	1260 260	-	pF
itance acitance nsfer Capacitance ance charge at 10V	$T_J = 175^{\circ}C$ $V_{DS} = 15V, V_{GS} = 0V,$ f = 1MHz $V_{GS} = 0.5V, f = 1MHz$	-	1260 260	-	•
itance acitance nsfer Capacitance ance charge at 10V	f = 1MHz V _{GS} = 0.5V, f = 1MHz	-	260		•
itance acitance nsfer Capacitance ance charge at 10V	f = 1MHz V _{GS} = 0.5V, f = 1MHz	-	260		•
nsfer Capacitance ance Charge at 10V	f = 1MHz V _{GS} = 0.5V, f = 1MHz		-	-	pF
nsfer Capacitance ance Charge at 10V	V _{GS} = 0.5V, f = 1MHz	-	150		
Charge at 10V				-	pF
		-	2.3	-	Ω
		-	23	31	nC
	$V_{GS} = 0V \text{ to } 5V$	-	13	17	nC
ate Charge	$V_{DD} = 15V$	-	1.3	1.7	nC
rce Gate Charge	1D = 00A	-	3.8	-	nC
	$I_g = 1.0$ mA	-	-	-	nC
		-	5.0	-	nC
				•	
		_	-	147	ns
			-	147	ns
ay Time			-	-	
av Timo			-	-	ns
ay Time	-1000, 1000, 1000		-	-	ns
20			-	- 109	ns
		-	-	108	ns
Characteristics				4.05	<u> </u>
rain Diode Voltage			-		V V
covery Time					ns
•			-		nC
	e Threshold to Plateau in "Miller" Charge ristics (V _{GS} = 10V) ne lay Time lay Time e Characteristics rain Diode Voltage covery Time covered Charge	e Threshold to Plateau $I_g = 1.011A$ in "Miller" Charge eristics (V _{GS} = 10V) ne $V_{DD} = 15V, I_D = 35A$ lay Time $V_{GS} = 10V, R_{GS} = 10\Omega$ ne $V_{GS} = 10V, R_{GS} = 10\Omega$ e Characteristics $I_{SD} = 35A$ rain Diode Voltage $I_{SD} = 35A, dI_{SD}/dt = 100A/\mu s$ covery Time $I_{SD} = 35A, dI_{SD}/dt = 100A/\mu s$	e Threshold to Plateau - in "Miller" Charge - eristics (V _{GS} = 10V) - ne - lay Time - lay Time - ne - lay Time - lay Time - ne - e Characteristics - rain Diode Voltage I _{SD} = 35A I _{SD} = 35A, dI _{SD} /dt = 100A/µs - covery Time I _{SD} = 35A, dI _{SD} /dt = 100A/µs A. -	e Threshold to Plateau $I_g = 1.011A$ - 2.5 in "Miller" Charge - 5.0 pristics (V _{GS} = 10V) - - 5.0 ne - - - - lay Time V _{DD} = 15V, I _D = 35A - - - lay Time V _{GS} = 10V, R _{GS} = 10Ω - 38 - 32 ne -	$\begin{array}{c c c c c c c c c c c c c c c c c c c $











VARY t_p TO OBTAIN REQUIRED PEAK I_{AS} V_{GS} V_{GS} V_{GS} UT I_{AS} 0.01Ω

Test Circuits and Waveforms








Figure 17. Gate Charge Test Circuit




Figure 19. Switching Time Test Circuit

Figure 16. Unclamped Energy Waveforms




Figure 18. Gate Charge Waveforms




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.


$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared


$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
(EQ. 3)


Area in Centimeters Squared





SABER Electrical Model





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Semiconductor Components Industries, LLC