
Symbol	Parameter and test conditions	Value	Unit
Vpp	ESD discharge IEC1000-4-2, air discharge ESD discharge IEC1000-4-2, contact discharge	16 9	kV
Tj	Junction temperature	150	°C
T _{op}	Operating temperature range	-40 to + 85	°C
T _{stg}	Storage temperature range	-55 to +150	°C
TL	Lead solder temperature (10 second duration)	260	°C

ABSOLUTE MAXIMUM RATINGS (Tamb = 25 °C)

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C)

Symbol	Parameter					
V _{BR}	Breakdown voltage					
I _{RM}	Leakage current @ V _{RM}					
V _{RM}	Stand-off voltage					
V _{CL}	Clamping voltage					
Rd	Dynamic impedance					
IPP	Peak pulse current					
R _{I/O}	Series resistance between Input and Output					
CIN	Input capacitance per line					



Symbol	Test conditions	Min.	Тур.	Max.	Unit
Vbr	I _R = 1 mA	6	7	8	V
I _{RM}	V _{RM} = 3V			1	μA
Ri/o		80	100	120	Ω
R _d	$I_{pp} = 10 \text{ A}, t_p = 2.5 \ \mu s$ (see note 1)		1		Ω
Cin	at 0V bias		50		pF

Note 1 : to calculate the ESD residual voltage, please refer to the paragraph "ESD PROTECTION" on pages 4 & 5

TECHNICAL INFORMATION

FREQUENCY BEHAVIOR

The EMIF01-10005W5 is firstly designed as an EMI/RFI filter. This low-pass filter is characterized by the following parameters:

- Cut-off frequency
- Insertion loss
- High frequency rejection

Fig A1: EMIF01-10005W5 frequency response curve.






Figure A1 gives these parameters, in particular the signal rejection at the GSM frequency is about -24dB at 900MHz,





ESD PROTECTION


In addition to its filtering function, the EMIF01-10005W5 is particularly optimized to perform ESD protection.

ESD protection is based on the use of device which clamps at :

$$V_{CL} = V_{BR} + R_d.I_{PP}$$

This protection function is splitted in 2 stages. As shown in figure A3, the ESD strikes are clamped by the first stage S1 and then its remaining overvoltage is applied to the second stage through the resistor R. Such a configuration makes the output voltage very low at the Vout level.

Fig A3 : ESD clamping behavior



To have a good approximation of the remaining voltages at both Vin and Vout stages, we provide the typical dynamical resistance value Rd. By taking into account these following hypothesis : R>>Rd, R_G>>Rd and Rload>>Rd, it gives these formulas:


$$Vin = \frac{Rg.Vbr+Rd.Vg}{Rg}$$
$$Vout = \frac{R.Vbr+Rd.Vin}{R}$$

The results of the calculation done for VG=8kV, RG=330Ω (IEC1000-4-2 standard) and VBR=7V (typ.) give:

<u>Vout = 7.3 V</u>

This confirms the very low remaining voltage across the device to be protected. It is also important to note that in this approximation the parasitic inductance effect was not taken into account. This could be few tenths of volts during few ns at the Vin side. This parasitic effect is not present at the Vout side due the low current involved after the resistance R.

Fig A4 : Measurement conditions



The measurements shown here after illustrate very clearly (Fig. A5a) the high efficiency of the ESD protection :

- no influence of the parasitic inductances on Vout stage
- Vout clamping voltage very close to $V_{\mbox{\scriptsize BR}}$





Fig A5 : Remaining voltage at both stages S1 (Vin) and S2 (Vout) during ESD surge

Please note that the EMIF01-10005W5 is not only acting for positive ESD surges but also for negative ones. For these kind of disturbances it clamps close to ground voltage as shown in Fig. A5b.

NOTE: DYNAMIC RESISTANCE MEASUREMENT

As the value of the dynamic resistance remains stable for a surge duration lower than $20\mu s$, the $2.5\mu s$ rectangular surge is well adapted. In addition both rise and fall times are optimized to avoid any parasitic phenomenon during the measurement of Rd.


Fig A6 : Rd measurement current wave



CROSSTALK BEHAVIOR

1- Crosstalk phenomena

Fig A7 : Crosstalk phenomena



2- Digital Crosstalk

Fig A8 : Digital crosstalk measurement






Figure A8 shows the measurement circuit used to quantify the crosstalk effect in a classical digital application.


Figure A9 shows that in such a condition signal from 0 to 5V and rise time of 3 ns, the impact on the disturbed line is less than 100mV peak to peak. No data disturbance was noted on the concerned line. The same results were obtained with falling edges.






6/10

3- Analog Crosstalk





	dB																		_	
0																				
-20										\downarrow	\prod						Ц	Ш		
20				Ц		║				\downarrow			<u> </u>				⋬	1	1	
-40				\parallel		╢				\downarrow	Ц	Щ		\vdash	ſ	4	Ц		Н	
				+		╢					μ	╢			\square	\downarrow	Н	Ш	H	
-60				Н	+	\parallel			K	1	Щ	Щ			\square	\downarrow	Н		Н	
				+		╢		_		+	\parallel	Щ	<u> </u>		\square	4	Н	Ш		
-80	~	~			4	H			L	+	\prod	Щ			\square	\downarrow	Н		Н	
				+		╢				+	\parallel	Щ	<u> </u>		\square	4	Н	Ш	H	
-100																				
	1 10 100 1,000																			
	F(MHz)																			

Fig A11 : Typical analog crosstalk result

Figure A10 gives the measurement circuit for the analog application. In figure A11, the curve shows the effect of cell I/O1 on cell I/O2. In usual frequency range of analog signals (up to 100MHz) the effect on disturbed line is less than -43 dB.

4 - PSpice model

Fig A12: PSpice model of one EMIF01 cell





Fig A13: PSpice parameters

	Dz	Df	Dr		
BV	7	1000	1000		
Cjo	25p	25p	1р		
IBV	100u	100u	100u		
IKF	1000	1000	1000		
IS	10E-15	1.016E-15	10E-15		
ISR	100p	100p	100p		
Ν	1	1.0755	0.6		
м	0.3333	0.3333	0.3333		
RS	1	1	1m		
٧J	0.6	0.6	0.6		
TT	50n	50n	1n		

of 27℃

Note This model is available for an ambient temperature








Fig A15: Comparison between PSpice simulation and measured frequency response



ORDER CODE




Order code	Marking	Package	Weight	Base qty	Delivery mode
EMIF01-10005W5	M12	SOT323-5L	5.4 mg	3000	Tape & reel




PACKAGE MECHANICAL DATA

SOT323-5L



		DIMEN	ISIONS			
REF.	Millin	Millimeters Inc				
	Min.	Min. Max.		Max.		
А	0.8	1.1	0.031	0.043		
A1	0	0.1	0	0.004		
A2	0.8	1	0.031	0.039		
b	0.15	0.3	0.006	0.012		
С	0.1 0.18	0.18	0.004	0.007		
D	1.8	2.2	0.071	0.086		
Е	1.15	1.35	0.045	0.053		
е	0.65	Тур.				
Н	1.8	2.4	0.071	0.094		
Q1	0.1	0.4	0.004	0.016		

RECOMMENDED FOOTPRINT



Mechanical specifications									
Lead plating	Tin-lead								
Lead plating thickness	5μm min. 25 μm max.								
Lead material	Sn / Pb (70% to 90% Sn)								
Lead coplanarity	100µm max.								
Body material	Molded epoxy								
Flammability	UL94V-0								

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All rights reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia

Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

10/10