

Contents

- 1 Block diagram 3**

- 2 Functional description 7**
 - 2.1 Input logic (I0 and I1) 7
 - 2.2 Phase 7
 - 2.3 Current sensor 7
 - 2.4 Single-pulse generator 8
 - 2.5 Output stage 8
 - 2.6 VS, VSS, VRef 9

- 3 Application informations 10**

- 4 Package information 11**
 - 4.1 SO24 package information 12

- 5 Revision history 13**



1 Block diagram

Figure 1. Block diagram




Table 2. Absolute maximum rating

Parameter	Description	Value	Unit
V_s	Supply voltage	50	V
I_O	Output current (peak)	± 1	A
I_O	Output current (continuous)	± 0.75	A
V_{ss}	Logic supply voltage	7	V
V_{in}	Logic input voltage range	-0.3 to +7	V
V_{sense}	Sense output voltage	1.5	V
T_j	Junction temperature	+150	$^{\circ}C$
T_{op}	Operating temperature range	-20 to +85	$^{\circ}C$
T_{stg}	Storage temperature range	-55 to +150	$^{\circ}C$

Figure 2. SO24 pins connection (top view)




Table 3. Pin functions

Pin no.	Name	Description
1, 2	Output A	See pins 5, 21
3, 23	Sense resistor	Connection to lower emitters of output stage for insertion of current sense resistor.
4, 22	Comparator input	Input connected to the comparators. The voltage across the sense resistor is feedback to this input through the low pass filter RC CC. The higher power transistors are disabled when the sense voltage exceeds the reference voltage of the selected comparator. When this occurs the current decays for a time set by RT CT ($t_{off} = 1.1 RT CT$). See Figure 3 .
5, 21	Output B	Output connection. The output stage is a H bridge formed by four transistors and four diodes suitable for switching applications.
6, 19	Ground	See pins 7, 18
7, 18	Ground	Ground connection. With pins 6 and 19 also conducts heat from die to printed circuit copper.
8, 20	Input 0	See Input 1 (pins 9, 17)
9, 17	Input 1	These pins and pins 8, 20 (input 0) are logic inputs which select the outputs of the comparators to set the current level. Current also depends on the sensing resistor and reference voltage. See functional description.

Table 3. Pin functions (continued)

Pin no.	Name	Description
10, 16	Phase	This TTL-compatible logic inputs sets the direction of current flow through the load. A high level causes current to flow from output A (source) to output B (sink). A Schmitt trigger on this input provides good noise immunity and a delay circuit prevents output stage short-circuits during switching.
11, 15	Reference voltage	A voltage applied to this pin sets the reference voltage of the comparators, this determining the output current (also thus depending on Rs and the two inputs input 0 and input 1).
12, 14	RC	A parallel RC network connected to this pin sets the OFF time of the higher power transistors. The pulse generator is a monostable triggered by the output of the comparators ($t_{off} = 1.1 RTCT$).
13	V _{SS} - Logic supply	Supply voltage input for logic circuitry
24	V _S - Load supply	Supply voltage input for the output stages

Note: ESD on GND, V_S, V_{SS}, OUT 1 A and OUT 2 A is guaranteed up to 1.5 KV (human body model, 1500 W, 100 pF).

Figure 3. Timing diagram




Table 4. Thermal data

Parameter	Description	SO24	Unit
R _{thj-case}	Thermal resistance junction-case max.	18	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max.	75 ⁽¹⁾	°C/W

1. With minimized copper area.



Table 5. Electrical characteristics

($T_j = 25\text{ }^\circ\text{C}$, $V_S = 46\text{ V}$, $V_{SS} = 4.75\text{ V}$ to 5.25 V , $V_{REF} = 5\text{ V}$, unless otherwise specified)
see [Figure 5](#)

Parameter	Description	Test condition	Min.	Typ.	Max.	Unit
Output drivers (OUT_A or OUT_B)						
V_S	Motor supply range	-	10	-	46	V
I_{CEX}	Output leakage current	$V_{OUT} = V_S$,	-	<1	50	μA
		$V_{OUT} = 0$	-	<-1	-50	μA
$V_{CE(sat)}$	Output saturation voltage	Sink driver, $I_{OUT} = +500\text{ mA}$	-	0.3	0.6	V
		Sink driver, $I_{OUT} = +750\text{ mA}$	-	0.7	1	V
		Source driver, $I_{OUT} = -500\text{ mA}$	-	1.1	1.4	V
		Source driver, $I_{OUT} = -750\text{ mA}$	-	1.3	1.6	V
I_R	Clamp diode leakage current	$V_R = 50\text{ V}$	-	<1	50	μA
V_F	Clamp diode forward voltage	Sink diode	-	1	1.5	V
		Source diode $I_F = 750\text{ mA}$	-	1	1.5	V
$I_{S(on)}$	Driver supply current	Both bridges ON, no load	-	8	15	mA
$I_{S(off)}$	Driver supply current	Both bridges OFF	-	6	10	mA
Control logic						
$V_{IN(H)}$	Input voltage	All inputs	2.4	-	-	V
$V_{IN(L)}$	Input voltage	All inputs	-	-	0.8	V
$I_{IN(H)}$	Input current	$V_{IN} = 2.4\text{ V}$	-	<1	20	μA
$I_{IN(L)}$	Input current	$V_{IN} = 0.84\text{ V}$	-	-3	-200	μA
V_{REF}	Reference voltage	Operating ⁽¹⁾	1.5	-	7.5	V
$I_{SS(ON)}$	Total logic supply current	$I_0 = I_1 = 0.8\text{ V}$, no load	-	64	74	mA
$I_{SS(OFF)}$	Total logic supply current	$I_0 = I_1 = 2.4\text{ V}$, no load	-	10	14	mA
Comparators						
V_{REF}/V_{sense}	Current limit threshold (at trip point)	$I_0 = I_1 = 0.8\text{ V}$	9.5	10	10.5	-
		$I_0 = 2.4\text{ V}$, $I_1 = 0.8\text{ V}$	13.5	15	16.5	-
		$I_0 = 0.8\text{ V}$, $I_1 = 2.4\text{ V}$	25.5	30	34.5	-
t_{off}	Cutoff time	$R_t = 56\text{ K}\Omega$, $C_t = 820\text{ pF}$	-	50		μs
t_d	Turn off delay	Figure 3	-	1		μs
Protection						
T_J	Thermal shutdown temperature	-	-	170	-	$^\circ\text{C}$

1. To reduce the switching losses the base bias of the bridge's low side NPN transistor is proportional to the DAC output, then the output current driving capability is also proportional to the DAC output voltage, having as reference 750 mA with $V_{REF} = 5\text{ V}$ and DAC = 100%. For example using $V_{REF} = 2\text{ V}$ and DAC = 67% the output maximum current driving capability will become $750\text{ mA} * (2\text{ V} * 0.67) / (5\text{ V} * 1) = 200\text{ mA}$.

2 Functional description

The circuit is intended to drive both windings of a bipolar stepper motor.

The peak current control is generated through switch mode regulation. There is a choice of three different current levels with the two logic inputs I01 - I11 for winding 1 and I02 - I12 for winding 2.

The current can also be switched off completely.

2.1 Input logic (I₀ and I₁)

The current level in the motor winding is selected with these inputs. (See [Figure 4](#)). If any of the logic inputs is left open, the circuit will treat it has a high level input.

Table 6. Current levels

I0	I1	Current level
H	H	No current
L	H	Low current 1/3 IO max.
H	L	Medium current 2/3 IO max.
L	L	Maximum current IO max.

2.2 Phase

This input determines the direction of current flow in the windings, depending on the motor connections. The signal is fed through a Schmidt-trigger for noise immunity, and through a time delay in order to guarantee that no short-circuit occurs in the output stage during phase-shift. High level on the phase input causes the motor current flow from out A through the winding to out B.

2.3 Current sensor

This part contains a current sensing resistor (R_S), a low pass filter (R_C, C_C) and three comparators. Only one comparator is active at a time. It is activated by the input logic according to the current level chosen with signals I₀ and I₁. The motor current flows through the sensing resistor R_S. When the current has increased so that the voltage across R_S becomes higher than the reference voltage on the other comparator input, the comparator goes high, which triggers the pulse generator.

The max peak current I_{max} can be defined by:

Equation 1

$$I_{\max} = \frac{V_{\text{ref}}}{10R_s}$$

2.4 Single-pulse generator

The pulse generator is a monostable triggered on the positive going edge of the comparator output. The monostable output is high during the pulse time, t_{off} , which is determined by the time components R_t and C_t .

Equation 2


$$t_{off} = 1.1 \cdot R_t C_t$$

The single pulse switches off the power feed to the motor winding, causing the winding current to decrease during t_{off} . If a new trigger signal should occur during t_{off} , it is ignored.

2.5 Output stage

The output stage contains four Darlington transistors (source drivers) four saturated transistors (sink drivers) and eight diodes, connected in two H bridge.

Figure 4. Principle operating sequence



The source transistors are used to switch the power supplied to the motor winding, thus driving a constant current through the winding. It should be noted however, that is not permitted to short-circuit the outputs.

Internal circuitry is added in order to increase the accuracy of the motor current particularly with low current levels.

2.6 V_S , V_{SS} , V_{Ref}

The circuit will stand any order of turn-on or turn-off the supply voltages V_S and V_{SS} . Normal dV/dt values are then assumed.


Preferably, V_{Ref} should be tracking V_{SS} during power-on and power-off if V_S is established.

3 Application informations

Some stepper motors are not designed for continuous operation at maximum current. As the circuit drives a constant current through the motor, its temperature might increase exceedingly both at low and high speed operation. Also, some stepper motors have such high core losses that they are not suited for switch mode current regulation.

Unused inputs should be connected to proper voltage levels in order to get the highest noise immunity. As the circuit operates with switch mode current regulation, interference generation problems might arise in some applications. A good measure might then be to decouple the circuit with a 100 nF capacitor, located near the package between power line and ground. The ground lead between R_s , and circuit GND should be kept as short as possible. A typical application circuit is shown in *Figure 5*. Note that C_t must be NPO type or similar else. To sense the winding current, paralleled metal film resistors are recommended (R_s).

Figure 5. Typical application circuit



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

4.1 SO24 package information

Figure 6. SO24 package outline




Table 7. SO24 package mechanical data

Symbol	Dimensions (mm)			Dimensions (inch)		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.35	-	2.65	0.093	-	0.104
A1	0.10	-	0.30	0.004	-	0.012
B	0.33	-	0.51	0.013	-	0.020
C	0.23	-	0.32	0.009	-	0.013
D ⁽¹⁾	15.20	-	15.60	0.598	-	0.614
E	7.40	-	7.60	0.291	-	0.299
e	-	1.27	-	-	0.050	-
H	10.0	-	10.65	0.394	-	0.419
h	0.25	-	0.75	0.010	-	0.030
L	0.40	-	1.27	0.016	-	0.050
k	0° (min.), 8° (max.)					
ddd	-	-	0.10	-	-	0.004

1. "D" dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

5 Revision history

Table 8. Document revision history

Date	Revision	Changes
30-Oct-2001	7	First Issue on the EDOCS DMS.
11-May-2005	8	Changed the look & feel layout. Modified <i>Table 6 on page 9</i> .
14-Sep-2005	9	Change in the <i>Features</i> sections: Wide voltage range 10 V to 46 V Output current up to 750 mA each winding.
19-Dec-2005	10	Corrected in the <i>Table 5</i> the max. value of the V_{REF} parameter from 2 V to 7.5 V.
28-Mar-2006	11	Corrected $I_{SS(ON)}$ values in the <i>Table 5</i> .
18-Mar-2008	12	Document reformatted.
01-Sep-2008	13	Added note 1 in <i>Table 5 on page 6</i> .
04-Oct-2018	14	Removed PowerDIP24 package from the whole document. Minor modifications throughout document.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved