

CY62128EV30 MoBL[®]

Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	19



Pin Configuration




Figure 3. 32-pin SOIC pinout ^[1]

Top View

		<u> </u>
NC		32 Vcc
A ₁₆	2	31 🗌 A ₁₅
A ₁₄	3	30 🗌 CE ₂
A ₁₂	4	29 WE
A7	5	28 🛛 A ₁₃
A ₆	6	27 A8
	7	26 🗌 A ₉
	8	25 🗆 A ₁₁
A ₃	9	24 🗌 🔂
	10	23 🗖 A ₁₀
A ₁	11	22 CE1
A ₀	12	21 I/O7
I/O ₀	13	20 🗆 ^{I/O} 6
I/O ₁	14	19 🗌 I/O ₅
I/O ₂	15	18 I/O4
GND	16	17 🗆 I/O ₃

Product Portfolio

											Power Di	ssipation									
Product	Range	V _{CC} Range (V)		V _{CC} Range (V)		V _{CC} Range (V)		V _{CC} Range (V)						tange V _{CC} Range (V) Speed (ns)			Operating I _{CC} (mA)			Standby I _{SB2} (µA)	
					. ,	f = 1 MHz f = f _{max}															
		Min	Тур ^[2]	Max		Тур ^[2]	Мах	Тур ^[2]	Max	Тур ^[2]	Мах										
CY62128EV30LL	Industrial	2.2	3.0	3.6	45	1.3	2.0	11	16	1	4										

Notes

1. NC pins are not connected on the die. 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature	
Ambient temperature with power applied–55 $^\circ\text{C}$ to +125 $^\circ\text{C}$	
Supply voltage to ground potential $^{[3,4]}$ –0.3 V to V_{CC(max)} + 0.3 V	
DC voltage applied to outputs in high Z State $^{[3,\ 4]}$ –0.3 V to V_{CC(max)} + 0.3 V	

DC input voltage $[3, 4]$ 0.3 V to V _{CC(max)} + 0.3	V
Output current into outputs (LOW) 20 m	A
Static discharge voltage (MIL-STD-883, method 3015)> 2001	v
Latch-up current> 200 m	A

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[5]
CY62128EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

Electrical Characteristics

Over the Operating Range

Deremeter	Description	Test C	Test Conditions		5 ns (Industr	rial)	Unit
Parameter	Description	Test Co	onations	Min	Typ ^[6]	Max	Unit
V _{OH}	Output HIGH voltage	I _{OH} = -0.1 mA		2.0	_	_	V
		I _{OH} = -1.0 mA, V	_{CC} <u>></u> 2.70 V	2.4	_	_	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA		_	_	0.4	V
		I _{OL} = 2.1 mA, V _C	<u>c ≥</u> 2.70 V	_	_	0.4	V
V _{IH}	Input HIGH voltage	V _{CC} = 2.2 V to 2.7 V		1.8	_	V _{CC} + 0.3 V	V
		V _{CC} = 2.7 V to 3.6 V		2.2	-	V _{CC} + 0.3 V	V
V _{IL}	Input LOW voltage	V _{CC} = 2.2 V to 2.7	7 V	-0.3	-	0.6	V
		V _{CC} = 2.7 V to 3.6 V		-0.3	-	0.8	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	-	+1	μA
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, output disabled		-1	-	+1	μA
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	-	11	16	mA
		f = 1 MHz	I _{OUT} = 0 mA CMOS levels	-	1.3	2.0	mA
I _{SB1} ^[7]	Automatic CE power-down current – CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2$	V, CE ₂ < 0.2 V	-	1	4	μA
		$V_{IN} \ge V_{CC} - 0.2 V_{CC}$	∕, V _{IN} <u>≤</u> 0.2 V				
		f = f _{max} (address	and data only),				
		f = 0 (\overline{OE} and \overline{WE}), V _{CC} = 3.60 V					
I _{SB2} ^[7]	Automatic CE power-down current – CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2$	V, CE ₂ < 0.2 V	-	1	4	μA
		$V_{IN} \ge V_{CC} - 0.2 V_{CC}$	/ or V _{IN} < 0.2 V,				
		f = 0, V _{CC} = 3.60	V				

Notes

- 3. $V_{IL(min)}$ = -2.0 V for pulse durations less than 20 ns.

- V_{IL}(min) = -2.0 v for pulse durations less than 20 ns.
 V_{IL}(max) = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a 100 µs ramp time from 0 to V_{CC}(min) and 200 µs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enables (CE₁ and CE₂) must be at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

Document Number: 38-05579 Rev. *M



Capacitance


Parameter ^[8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	32-pin TSOP I	32-pin SOIC	32-pin STSOP	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	33.01	48.67	32.56	°C/W
Θ _{JC}	Thermal resistance (junction to case)		3.42	25.86	3.59	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note
 8. Tested initially and after any design or process changes that may affect these parameters.





Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions		Min	Typ ^[9]	Max	Unit
V _{DR}	V _{CC} for data retention			1.5	-	-	V
I _{CCDR} ^[10]	Data retention current		Industrial	_	Ι	3	μA
t _{CDR} ^[11]	Chip deselect to data retention time			0	-	_	ns
t _R ^[12]	Operation recovery time			45	-	-	ns

Data Retention Waveform





Notes

- 9. Typical values <u>are</u> included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C. 10. Chip enables (CE_1 and CE_2) must be at CMOS level to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ spec. Other inputs can be left floating. 11. Tested initially and after any design or process changes that may affect these parameters. 12. <u>Full</u> device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} \geq 100 µs or stable at V_{CC(min)} \geq 100 µs. 13. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.



Switching Characteristics

Over the Operating Range


Parameter [14, 15]	Description	45 ns (In	45 ns (Industrial)		
Farameter	Description	Min	Max	Unit	
Read Cycle					
t _{RC}	Read cycle time	45	-	ns	
t _{AA}	Address to data valid	-	45	ns	
t _{OHA}	Data hold from address change	10	-	ns	
t _{ACE}	CE LOW to data valid	-	45	ns	
t _{DOE}	OE LOW to data valid	-	22	ns	
t _{LZOE}	OE LOW to low Z ^[16]	5	-	ns	
t _{HZOE}	OE HIGH to high Z ^[16, 17]	-	18	ns	
t _{LZCE}	CE LOW to low Z ^[16]	10	-	ns	
t _{HZCE}	CE HIGH to high Z ^[16, 17]	-	18	ns	
t _{PU}	CE LOW to power-up	0	-	ns	
t _{PD}	CE HIGH to power-down	-	45	ns	
Write Cycle [18, 19]				
t _{WC}	Write cycle time	45	-	ns	
t _{SCE}	CE LOW to write end	35	-	ns	
t _{AW}	Address setup to write end	35	-	ns	
t _{HA}	Address hold from write end	0	-	ns	
t _{SA}	Address setup to write start	0	-	ns	
t _{PWE}	WE pulse width	35	-	ns	
t _{SD}	Data setup to write end	25	-	ns	
t _{HD}	Data hold from write end	0	-	ns	
t _{HZWE}	WE LOW to high Z ^[16, 17]	-	18	ns	
t _{LZWE}	WE HIGH to low Z ^[16]	10	-	ns	


- Notes

 14. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
 15. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 4 on page 5.
 16. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZWE} for any given device.
 17. t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the output enter a high impedance state.
 18. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
 19. The minimum write pulse width for WRITE Cycle No.3 (WE Controlled, OE LOW) should be sum of t_{HZWE} and t_{SD}.



Switching Waveforms





Notes

- 20. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
 21. The device is continuously selected. OE, CE₁ = V_{IL}, CE₂ = V_{IH}.
- 22. WE is HIGH for read cycle.

23. \overline{CE} is the logical combination of $\overline{CE_1}$ and CE_2 . When $\overline{CE_1}$ is LOW and CE_2 is HIGH, \overline{CE} is LOW; when $\overline{CE_1}$ is HIGH or CE_2 is LOW, \overline{CE} is HIGH. 24. Address valid before or similar to $\overline{CE_1}$ transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)





Figure 9. Write Cycle No. 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) ^[25, 26, 27, 28]




Notes

- Notes
 25. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
 26. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
 27. Data I/O is high impedance if OE = V_{IH}.
 28. If CE₁ goes HIGH or CE₂ goes LOW simultaneously with WE HIGH, the output remains in high impedance state.
 29. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)



Notes 30. CE is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH. 31. If \overline{CE}_1 goes HIGH or CE_2 goes LOW simultaneously with WE HIGH, the output remains in high impedance state. 32. During this period, the I/Os are in output state. Do not apply input signals. 33. The minimum write pulse width for WRITE Cycle No.3 (WE Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .



Truth Table

CE ₁	CE ₂	WE	OE	Inputs/Outputs	Mode	Power
Н	X ^[34]	Х	Х	High Z	Deselect/power-down	Standby (I _{SB})
X ^[34]	L	Х	Х	High Z	Deselect/power-down	Standby (I _{SB})
L	Н	Н	L	Data out	Read	Active (I _{CC})
L	Н	L	Х	Data in	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I _{CC})

Note 34. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128EV30LL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128EV30LL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128EV30LL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagrams


Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45, 51-85081




51-85081 *E



Package Diagrams (continued)





51-85056 *G



Package Diagrams (continued)




Figure 13. 32-pin Small TSOP (8 × 13.4 × 1.2 mm) ZA32, 51-85094

51-85094 *G





Acronyms

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SOIC	Small Outline Integrated Circuit			
SRAM	Static Random Access Memory			
STSOP	Shrunk Thin Small Outline Package			
TSOP	Thin Small Outline Package			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			





Document History Page

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	285473	See ECN	PCI	New data sheet.
*A	461631	See ECN	NXR	Changed status from Preliminary to Final. Removed 35 ns speed bin related information in all instances across the document. Removed "L" version of CY62128EV30 related information in all instances across the document. Removed Reverse TSOP I package related information in all instances acro the document. Updated Electrical Characteristics: Changed typical value of I _{CC} parameter from 8 mA to 11 mA corresponding Test Condition "f = f _{max} ". Changed maximum value of I _{CC} parameter from 12 mA to 16 mA corresponding to Test Condition "f = 1 mHz". Changed maximum value of I _{CC} parameter from 1.5 mA to 2.0 mA corresponding to Test Condition "f = 1 MHz". Changed maximum value of I _{SB2} parameter from 0.5 μ A to 1 μ A. Changed maximum value of I _{SB2} parameter from 1.5 mA to 2.0 mA corresponding to Test Condition "f = 1 MHz". Changed maximum value of I _{SB2} parameter from 0.5 μ A to 1 μ A. Changed maximum value of I _{SB2} parameter from 1.4 to 4 μ A. Updated AC Test Loads and Waveforms: Updated Figure 4: Changed maximum value of I _{CCDR} parameter from 1 μ A to 3 μ A correspondii to Test Condition "LL". Updated Data Retention Characteristics: Changed minimum value of I _{LZOE} parameter from 3 ns to 5 ns for 45 ns speci bin. Changed minimum value of t _{LZCE} parameter from 30 ns to 35 ns for 45 ns speci bin. Changed minimum value of t _{HZCE} parameter from 30 ns to 35 ns for 45 ns speci bin. Changed minimum value of t _{LZWE} parameter from 30 ns to 35 ns for 45 ns speci bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns for 45 ns speci bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns for 45 ns speci bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns for 45 ns speci bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns for 45 ns speci bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns for 45 ns speci bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns for 45 ns speci bin. Changed mi
*B	464721	See ECN	NXR	Updated Logic Block Diagram.
*C	1024520	See ECN	VKN	Added final Automotive-A and Automotive-E information in all instances acro the document. Updated Electrical Characteristics: Added Note 7 and referred the same note in I _{SB2} parameter. Updated Data Retention Characteristics: Added Note 10 and referred the same note in I _{CCDR} parameter. Updated Ordering Information.
*D	2257446	See ECN	NXR	Updated Maximum Ratings: Changed the Maximum rating of "Ambient Temperature with Power Applied from 55 °C to +125 °C to –55 °C to +125 °C.
*E	2702841	05/06/2009	VKN / PYRS	Updated Switching Characteristics: Updated description of t _{PD} parameter. Updated Ordering Information (Added -45SXA part).
*F	2781490	10/08/2009	VKN	Updated Ordering Information (Included "CY62128EV30LL-45ZAXA" part)



Document History Page (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*G	2934428	06/03/10	VKN	Updated Truth Table: Added Note 34 and referred the same note in 'X' in " \overline{CE}_1 " and " CE_2 " columns Updated Package Diagrams. Updated to new template.
*H	3026548	09/12/2010	AJU	Updated Pin Configuration. Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits.
*	3115909	01/06/2011	RAME	Separated Automotive and Industrial parts from this data sheet. Removed Automotive related information in all instances across the document
*J	3292906	06/25/2011	AJU	Updated Functional Description: Removed the Note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com website." and its reference. Updated Package Diagrams. Updated to new template.
*К	4499499	09/11/2014	MEMJ	Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 33 and referred the same note in Figure 10. Updated Package Diagrams: spec 51-85081 – Changed revision from *C to *E. spec 51-85056 – Changed revision from *F to *G. spec 51-85094 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.
*L	4581542	11/27/2014	VINI	Updated Functional Description: Added "For a complete list of related resources, click here." at the end. Updated Maximum Ratings: Referred Notes 3, 4 in "Supply voltage to ground potential".
*M	4920942	09/15/2015	VINI	Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05579 Rev. *M

Revised September 15, 2015

Page 19 of 19

All products and company names mentioned in this document may be the trademarks of their respective holders.