


## Logic Block Diagram<sup>[1, 2, 3]</sup>



### Notes

1. Address  $A_0-A_{20}$  for ×8 configuration, address  $A_0-A_{19}$  for ×16 configuration and address  $A_0-A_{18}$  for ×32 configuration.
2. Data  $DQ_0-DQ_7$  for ×8 configuration, data  $DQ_0-DQ_{15}$  for ×16 configuration and data  $DQ_0-DQ_{31}$  for ×32 configuration.
3.  $\overline{BLE}$ ,  $\overline{BHE}$  are applicable for ×16 configuration and  $\overline{B_A}$ ,  $\overline{B_B}$ ,  $\overline{B_C}$ ,  $\overline{B_D}$  are applicable for ×32 configuration only.
4. TSOP II package is offered in single  $\overline{CE}$ . TSOP I and BGA packages are offered in dual  $\overline{CE}$  options. In this datasheet, for a dual  $\overline{CE}$  device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH.

## Contents

<b>Pinouts</b> .....	<b>4</b>	<b>Software Controlled STORE</b>	
<b>Pin Definitions</b> .....	<b>7</b>	<b>and RECALL Characteristics</b> .....	<b>23</b>
<b>Device Operation</b> .....	<b>8</b>	<b>Hardware STORE Characteristics</b> .....	<b>25</b>
SRAM Read .....	8	<b>Truth Table For SRAM Operations</b> .....	<b>26</b>
SRAM Write .....	8	For ×8 Configuration .....	26
AutoStore Operation (Power-Down) .....	8	For ×8 Configuration .....	26
Hardware STORE (HSB) Operation .....	9	For ×16 Configuration .....	26
Hardware RECALL (Power-Up) .....	9	For ×16 Configuration .....	27
Software STORE .....	9	For ×32 Configuration .....	27
Software RECALL .....	9	<b>Ordering Information</b> .....	<b>28</b>
Sleep Mode .....	10	Ordering Code Definitions .....	29
Preventing AutoStore .....	12	<b>Package Diagrams</b> .....	<b>30</b>
Data Protection .....	12	<b>Acronyms</b> .....	<b>35</b>
<b>Maximum Ratings</b> .....	<b>13</b>	<b>Document Conventions</b> .....	<b>35</b>
<b>Operating Range</b> .....	<b>13</b>	Units of Measure .....	35
<b>DC Electrical Characteristics</b> .....	<b>13</b>	<b>Document History Page</b> .....	<b>36</b>
<b>Data Retention and Endurance</b> .....	<b>15</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>39</b>
<b>Capacitance</b> .....	<b>15</b>	Worldwide Sales and Design Support .....	39
<b>Thermal Resistance</b> .....	<b>15</b>	Products .....	39
<b>AC Test Conditions</b> .....	<b>16</b>	PSoC® Solutions .....	39
<b>AC Switching Characteristics</b> .....	<b>17</b>	Cypress Developer Community .....	39
<b>AutoStore/Power-Up RECALL Characteristics</b> .....	<b>21</b>	Technical Support .....	39
<b>Sleep Mode Characteristics</b> .....	<b>22</b>		

## Pinouts

Figure 1. Pin Diagram: 44-Pin TSOP II (×8)




Figure 2. Pin Diagram: 54-Pin TSOP II (×16)





Figure 3. Pin Diagram: 48-Pin TSOP I (×8)




### Note


5. Address expansion for 32-Mbit. NC pin not connected to die.

## Pinouts (continued)

**Figure 4. Pin Diagram: 48-Pin TSOP I (×16)**



**Figure 5. 60-ball FBGA pinout (× 16)**



### Note

6. Address expansion for 32-Mbit. NC pin not connected to die.

**Pinouts** (continued)

**Figure 6. Pin Diagram: 165-Ball FBGA (×16)**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	NC	A <sub>6</sub>	A <sub>8</sub>	$\overline{WE}$	$\overline{BLE}$	$\overline{CE_1}$	NC	$\overline{OE}$	A <sub>5</sub>	A <sub>3</sub>	NC
<b>B</b>	NC	DQ <sub>0</sub>	DQ <sub>1</sub>	A <sub>4</sub>	$\overline{BHE}$	CE <sub>2</sub>	NC	A <sub>2</sub>	NC	NC	NC
<b>C</b>	$\overline{ZZ}$	NC	NC	V <sub>SS</sub>	A <sub>0</sub>	A <sub>7</sub>	A <sub>1</sub>	V <sub>SS</sub>	NC	DQ <sub>15</sub>	DQ <sub>14</sub>
<b>D</b>	NC	DQ <sub>2</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
<b>E</b>	NC	V <sub>CAP</sub>	NC	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>CC</sub>	NC	DQ <sub>13</sub>	NC
<b>F</b>	NC	DQ <sub>3</sub>	NC	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	NC	DQ <sub>12</sub>
<b>G</b>	$\overline{HSB}$	NC	NC	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	NC	NC
<b>H</b>	NC	NC	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	NC
<b>J</b>	NC	NC	NC	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	DQ <sub>8</sub>	NC
<b>K</b>	NC	NC	DQ <sub>4</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	NC	NC
<b>L</b>	NC	DQ <sub>5</sub>	NC	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>CC</sub>	NC	NC	DQ <sub>9</sub>
<b>M</b>	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ <sub>10</sub>	NC
<b>N</b>	NC	DQ <sub>6</sub>	DQ <sub>7</sub>	V <sub>SS</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	V <sub>SS</sub>	NC	NC	NC
<b>P</b>	NC	NC	NC	A <sub>13</sub>	A <sub>19</sub>	NC	A <sub>18</sub>	A <sub>12</sub>	NC	DQ <sub>11</sub>	NC
<b>R</b>	NC	NC	A <sub>15</sub>	NC	A <sub>17</sub>	NC	A <sub>16</sub>	NC <sup>[7]</sup>	A <sub>14</sub>	NC	NC

**Figure 7. Pin Diagram: 165-Ball FBGA (×32)**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	NC	A <sub>6</sub>	A <sub>8</sub>	$\overline{WE}$	$\overline{B_A}$	$\overline{CE_1}$	$\overline{B_C}$	$\overline{OE}$	A <sub>5</sub>	A <sub>3</sub>	NC
<b>B</b>	NC	DQ <sub>0</sub>	DQ <sub>1</sub>	A <sub>4</sub>	$\overline{B_B}$	CE <sub>2</sub>	$\overline{B_D}$	A <sub>2</sub>	NC	NC	DQ <sub>31</sub>
<b>C</b>	$\overline{ZZ}$	NC	DQ <sub>4</sub>	V <sub>SS</sub>	A <sub>0</sub>	A <sub>7</sub>	A <sub>1</sub>	V <sub>SS</sub>	NC	DQ <sub>27</sub>	DQ <sub>26</sub>
<b>D</b>	NC	DQ <sub>2</sub>	DQ <sub>5</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	DQ <sub>30</sub>
<b>E</b>	NC	V <sub>CAP</sub>	DQ <sub>6</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>CC</sub>	NC	DQ <sub>25</sub>	DQ <sub>29</sub>
<b>F</b>	NC	DQ <sub>3</sub>	DQ <sub>7</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	NC	DQ <sub>24</sub>
<b>G</b>	$\overline{HSB}$	NC	DQ <sub>12</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	NC	DQ <sub>28</sub>
<b>H</b>	NC	NC	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	NC
<b>J</b>	NC	NC	DQ <sub>13</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	DQ <sub>20</sub>	DQ <sub>19</sub>
<b>K</b>	NC	NC	DQ <sub>8</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V <sub>CC</sub>	NC	NC	DQ <sub>18</sub>
<b>L</b>	NC	DQ <sub>9</sub>	DQ <sub>14</sub>	V <sub>CC</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>CC</sub>	NC	NC	DQ <sub>21</sub>
<b>M</b>	NC	NC	DQ <sub>15</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ <sub>22</sub>	DQ <sub>17</sub>
<b>N</b>	NC	DQ <sub>10</sub>	DQ <sub>11</sub>	V <sub>SS</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	V <sub>SS</sub>	NC	NC	DQ <sub>16</sub>
<b>P</b>	NC	NC	NC	A <sub>13</sub>	NC	NC	A <sub>18</sub>	A <sub>12</sub>	NC	DQ <sub>23</sub>	NC
<b>R</b>	NC	NC	A <sub>15</sub>	NC	A <sub>17</sub>	NC	A <sub>16</sub>	NC <sup>[7]</sup>	A <sub>14</sub>	NC	NC

**Note**

7. Address expansion for 32-Mbit. NC pin not connected to die.

## Pin Definitions

Pin Name	I/O Type	Description
A <sub>0</sub> –A <sub>20</sub>	Input	Address inputs. Used to select one of the 2,097,152 bytes of the nvSRAM for the ×8 configuration.
A <sub>0</sub> –A <sub>19</sub>		Address inputs. Used to select one of the 1,048,576 words of the nvSRAM for the ×16 configuration.
A <sub>0</sub> –A <sub>18</sub>		Address inputs. Used to select one of the 524,288 words of the nvSRAM for the ×32 configuration.
DQ <sub>0</sub> –DQ <sub>7</sub>	Input/Output	<b>Bidirectional data I/O lines for the ×8 configuration.</b> Used as input or output lines depending on operation.
DQ <sub>0</sub> –DQ <sub>15</sub>		<b>Bidirectional data I/O lines for the ×16 configuration.</b> Used as input or output lines depending on operation.
DQ <sub>0</sub> –DQ <sub>31</sub>		<b>Bidirectional data I/O lines for ×32 configuration.</b> Used as input or output lines depending on operation.
$\overline{\text{WE}}$	Input	<b>Write Enable input, Active LOW.</b> When selected LOW, data on the I/O pins is written to the specific address location.
$\overline{\text{CE}}$	Input	<b>Chip Enable input in TSOP II package, Active LOW.</b> When LOW, selects the chip. When HIGH, deselects the chip.
$\overline{\text{CE}}_1, \text{CE}_2$		<b>Chip Enable input in FBGA package.</b> The device is selected and a memory access begins on the falling edge of $\overline{\text{CE}}_1$ (while $\text{CE}_2$ is HIGH) or the rising edge of $\text{CE}_2$ (while $\overline{\text{CE}}_1$ is LOW).
$\overline{\text{OE}}$	Input	<b>Output Enable, Active LOW.</b> The Active LOW $\overline{\text{OE}}$ input enables the data output buffers during read cycles. Deasserting $\overline{\text{OE}}$ HIGH causes the I/O pins to tristate.
$\overline{\text{BLE}}/\overline{\text{B}}_A^{[8]}$	Input	<b>Byte Enable, Active LOW.</b> When selected LOW, enables DQ <sub>7</sub> –DQ <sub>0</sub> .
$\overline{\text{BHE}}/\overline{\text{B}}_B^{[8]}$	Input	<b>Byte Enable, Active LOW.</b> When selected LOW, enables DQ <sub>15</sub> –DQ <sub>8</sub> .
$\overline{\text{B}}_C^{[8]}$	Input	<b>Byte Enable, Active LOW.</b> When selected LOW, enables DQ <sub>23</sub> –DQ <sub>16</sub> .
$\overline{\text{B}}_D^{[8]}$	Input	<b>Byte Enable, Active LOW.</b> When selected LOW, enables DQ <sub>31</sub> –DQ <sub>24</sub> .
$\overline{\text{ZZ}}^{[9]}$	Input	<b>Sleep Mode Enable.</b> When the $\overline{\text{ZZ}}$ pin is pulled LOW, the device enters a low-power Sleep mode and consumes the lowest power. Since this input is logically AND'ed with $\overline{\text{CE}}$ , $\overline{\text{ZZ}}$ must be HIGH for normal operation.
V <sub>CC</sub>	Power Supply	<b>Power supply inputs to the device.</b>
V <sub>SS</sub>	Power Supply	<b>Ground for the device.</b> Must be connected to ground of the system.
HSB	Input/Output	<b>Hardware STORE Busy (HSB).</b> When LOW, this output indicates that a Hardware STORE is in progress. When pulled LOW external to the chip it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t <sub>HHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V <sub>CAP</sub>	Power Supply	<b>AutoStore capacitor.</b> Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	NC	<b>No Connect.</b> Die pads are not connected to the package pin.

### Notes

8. BLE, BHE are applicable for ×16 configuration and  $\overline{\text{B}}_A$ ,  $\overline{\text{B}}_B$ ,  $\overline{\text{B}}_C$ ,  $\overline{\text{B}}_D$  are applicable for ×32 configuration only.
9. Sleep mode feature is offered in 165-ball FBGA package only.

## Device Operation

The CY14X116L/CY14X116N/CY14X116S nvSRAM is made up of two functional components paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation) automatically at power-down, or from the nonvolatile cell to the SRAM (the RECALL operation) on power-up. Both the STORE and RECALL operations are also available under software control. Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14X116L/CY14X116N/CY14X116S supports infinite reads and writes to the SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. See the [Truth Table For SRAM Operations on page 27](#) for a complete description of read and write modes.

### SRAM Read

The CY14X116L/CY14X116N/CY14X116S performs a read cycle whenever  $\overline{CE}$  and  $\overline{OE}$  are LOW, and  $\overline{WE}$ ,  $\overline{ZZ}$ , and  $\overline{HSB}$  are HIGH. The address specified on pins  $A_0$ – $A_{20}$  or  $A_0$ – $A_{19}$  or  $A_0$ – $A_{18}$  determines which of the 2,097,152 data bytes or 1,048,576 words of 16 bits or 524,288 words of 32 bits each are accessed. Byte enables ( $\overline{BLE}$ ,  $\overline{BHE}$ ) determine which bytes are enabled to the output, in the case of 16-bit words and byte enables ( $\overline{B_A}$ ,  $\overline{B_B}$ ,  $\overline{B_C}$ ,  $\overline{B_D}$ ) determine which bytes are enabled to the output, in the case of 32-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{CE}$  or  $\overline{OE}$ , the outputs are valid at  $t_{ACE}$  or  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{CE}$  or  $\overline{OE}$  is brought HIGH, or  $\overline{WE}$  or  $\overline{HSB}$  is brought LOW.

### SRAM Write

A write cycle is performed when  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{HSB}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{CE}$  or  $\overline{WE}$  goes HIGH at the end of the cycle. The data on the common I/O pins  $DQ_0$ – $DQ_{31}$  is written into the memory if it is valid  $t_{SD}$  before the end of a  $\overline{WE}$ -controlled write or before the end of a  $\overline{CE}$ -controlled write. The Byte Enable inputs ( $\overline{BLE}$ ,  $\overline{BHE}$ ) determine which bytes are written, in the case of 16-bit words and Byte Enable inputs ( $\overline{B_A}$ ,  $\overline{B_B}$ ,  $\overline{B_C}$ ,  $\overline{B_D}$ ) determine which bytes are written, in the case of 32-bit words. Keep  $\overline{OE}$  HIGH during the entire write cycle to avoid data bus contention on the common I/O lines. If  $\overline{OE}$  is left LOW, the internal circuitry turns off the output buffers  $t_{HZWE}$  after  $\overline{WE}$  goes LOW.

### AutoStore Operation (Power-Down)

The CY14X116L/CY14X116N/CY14X116S stores data to the nonvolatile QuantumTrap cells using one of the three storage

operations. These three operations are: Hardware STORE, activated by the  $\overline{HSB}$ ; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of nvSRAM and is enabled by default on the CY14X116L/CY14X116N/CY14X116S.

During normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a STORE operation during power-down. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$  and a STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to the  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in the section [Preventing AutoStore on page 12](#). If AutoStore is enabled without a capacitor on the  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the STORE. This corrupts the data stored in the nvSRAM.

Figure 8. AutoStore Mode




Figure 8 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for the automatic STORE operation. Refer to [DC Electrical Characteristics on page 13](#) for the size of the  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{V_{CAP}}$  by a regulator on the chip. A pull-up resistor should be placed on  $\overline{WE}$  to hold it inactive during power-up. This pull-up resistor is only effective if the  $\overline{WE}$  signal is in tristate during power-up. When the nvSRAM comes out of power-up-RECALL, the host microcontroller must be active or the  $\overline{WE}$  held inactive until the host microcontroller comes out of reset.

To reduce unnecessary nonvolatile STOREs, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place (which sets a write latch) since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.

## Hardware STORE ( $\overline{\text{HSB}}$ ) Operation

The CY14X116L/CY14X116N/CY14X116S provides the  $\overline{\text{HSB}}$  pin to control and acknowledge the STORE operations. The  $\overline{\text{HSB}}$  pin is used to request a Hardware STORE cycle. When the  $\overline{\text{HSB}}$  pin is driven LOW, the device conditionally initiates a STORE operation after  $t_{\text{DELAY}}$ . A STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The  $\overline{\text{HSB}}$  pin also acts as an open drain driver (an internal 100-k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation,  $\overline{\text{HSB}}$  is driven HIGH for a short time ( $t_{\text{HHHD}}$ ) with standard output high current and then remains HIGH by an internal 100-k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after  $\overline{\text{HSB}}$  goes LOW are inhibited until  $\overline{\text{HSB}}$  returns HIGH. If the write latch is not set,  $\overline{\text{HSB}}$  is not driven LOW by the device. However, any of the SRAM read and write cycles are inhibited until  $\overline{\text{HSB}}$  is returned HIGH by the host microcontroller or another external source.

During any STORE operation, regardless of how it is initiated, the device continues to drive the  $\overline{\text{HSB}}$  pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{\text{LZHSB}}$  time after the  $\overline{\text{HSB}}$  pin returns HIGH. Leave the  $\overline{\text{HSB}}$  unconnected if it is not used.

## Hardware RECALL (Power-Up)

During power-up or after any low-power condition ( $V_{\text{CC}} < V_{\text{SWITCH}}$ ), an internal RECALL request is latched. When  $V_{\text{CC}}$  again exceeds the  $V_{\text{SWITCH}}$  on power-up, a RECALL cycle is automatically initiated and takes  $t_{\text{HRECALL}}$  to complete. During this time, the  $\overline{\text{HSB}}$  pin is driven LOW by the  $\overline{\text{HSB}}$  driver and all reads and writes to nvSRAM are inhibited.

## Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. A Software STORE cycle is initiated by executing sequential  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read cycles from six specific address locations in exact order. During the

STORE cycle, the previous nonvolatile data is first erased, followed by a store into the nonvolatile elements. After a STORE cycle is initiated, further reads and writes are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence. Otherwise, the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

1. Read address 0x4E38 Valid Read
2. Read address 0xB1C7 Valid Read
3. Read address 0x83E0 Valid Read
4. Read address 0x7C1F Valid Read
5. Read address 0x703F Valid Read
6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with  $\overline{\text{CE}}$ -controlled reads or  $\overline{\text{OE}}$ -controlled reads, with  $\overline{\text{WE}}$  kept HIGH for all the six read sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled.  $\overline{\text{HSB}}$  is driven LOW. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is activated again for the read and write operation.

## Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, perform the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations:

1. Read address 0x4E38 Valid Read
2. Read address 0xB1C7 Valid Read
3. Read address 0x83E0 Valid Read
4. Read address 0x7C1F Valid Read
5. Read address 0x703F Valid Read
6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the  $t_{\text{RECALL}}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.



## Sleep Mode


In Sleep mode, the device consumes the lowest power supply current ( $I_{ZZ}$ ). The device enters a low-power Sleep mode after asserting the  $\overline{ZZ}$  pin LOW. After the Sleep mode is registered, the nvSRAM does a STORE operation to secure the data to the nonvolatile memory and then enters the low-power mode. The device starts consuming  $I_{ZZ}$  current after  $t_{SLEEP}$  time from the instance when the sleep mode is initiated. When the  $\overline{ZZ}$  pin is LOW, all input pins are ignored except the  $\overline{ZZ}$  pin. The nvSRAM is not accessible for normal operations while it is in sleep mode.

When the  $\overline{ZZ}$  pin is de-asserted (HIGH), there is a delay  $t_{WAKE}$  before the user can access the device. If sleep mode is not used, the  $\overline{ZZ}$  pin should be tied to  $V_{CC}$ .

**Note** When nvSRAM enters sleep mode, it initiates a nonvolatile STORE cycle, which results in losing one endurance cycle for every Sleep mode entry unless data has not been written to the nvSRAM since the last nonvolatile STORE/RECALL operation.

**Note** If the  $\overline{ZZ}$  pin is LOW during power-up, the device will not be in Sleep mode. However, the I/Os are in tristate until the  $\overline{ZZ}$  pin is de-asserted (HIGH).

**Figure 9. Sleep Mode ( $\overline{ZZ}$ ) Flow Diagram**



**Table 1. Mode Selection**

$\overline{CE}^{[10]}$	$\overline{WE}$	$\overline{OE}$	$\overline{BLE}, \overline{BHE} / \overline{B_A}, \overline{B_B}, \overline{B_C}, \overline{B_D}^{[11]}$	$A_{15}-A_0^{[12]}$	Mode	I/O	Power
H	X	X	X	X	Not selected	Output High Z	Standby
L	H	L	L	X	Read SRAM	Output Data	Active
L	L	X	L	X	Write SRAM	Input Data	Active
L	H	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[13]</sup>
L	H	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[13]</sup>
L	H	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data Output Data Output Data Output Data Output Data Output High Z	Active $I_{CC2}^{[13]}$
L	H	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output High Z	Active <sup>[13]</sup>

**Notes**

10. The TSOP II package is offered in single  $\overline{CE}$ . TSOP I, and BGA packages are offered in dual  $\overline{CE}$  options. In this datasheet, for a dual  $\overline{CE}$  device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins ( $\overline{CE}$  for the single chip enable device;  $\overline{CE}_1$  and  $\overline{CE}_2$  for the dual chip enable device).

11.  $\overline{BLE}$ ,  $\overline{BHE}$  are applicable for the ×16 configuration and  $\overline{B_A}$ ,  $\overline{B_B}$ ,  $\overline{B_C}$ ,  $\overline{B_D}$  are applicable for the ×32 configuration only.

12. While there are 21 address lines on the CY14X116L (20 address lines on the CY14X116N and 19 address lines on the CY14X116S), only 13 address lines ( $A_{14}-A_2$ ) are used to control software modes. The remaining address lines are don't care.

13. The six consecutive address locations must be in the order listed.  $\overline{WE}$  must be HIGH during all six cycles to enable a nonvolatile operation.

### Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of  $\overline{CE}$  or  $\overline{OE}$  controlled read operations must be performed:

1. Read address 0x4E38 Valid Read
2. Read address 0xB1C7 Valid Read
3. Read address 0x83E0 Valid Read
4. Read address 0x7C1F Valid Read
5. Read address 0x703F Valid Read
6. Read address 0x8B45 AutoStore Disable

AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of  $\overline{CE}$  or  $\overline{OE}$  controlled read operations must be performed:

1. Read address 0x4E38 Valid Read
2. Read address 0xB1C7 Valid Read
3. Read address 0x83E0 Valid Read

4. Read address 0x7C1F Valid Read
5. Read address 0x703F Valid Read
6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual software STORE operation must be performed to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

### Data Protection

The CY14X116L/CY14X116N/CY14X116S protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and write operations. The low-voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the CY14X116L/CY14X116N/CY14X116S is in a write mode at power-up (both  $\overline{CE}$  and  $\overline{WE}$  are LOW), after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  (HSB to output active). This protects against inadvertent writes during power-up or brownout conditions.

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ..... -65 °C to +150 °C

Maximum accumulated storage time

At 150 °C ambient temperature ..... 1000 h

At 85 °C ambient temperature ..... 20 Years

Maximum junction temperature ..... 150 °C

Supply voltage on  $V_{CC}$  relative to  $V_{SS}$

CY14B116X: ..... -0.5 V to +4.1 V

CY14E116X: ..... -0.5 V to +7.0 V

Voltage applied to outputs

in high-Z state ..... -0.5 V to  $V_{CC} + 0.5$  V

Input voltage ..... -0.5 V to  $V_{CC} + 0.5$  V

Transient voltage (< 20 ns)

on any pin to ground potential ..... -2.0 V to  $V_{CC} + 2.0$  V

Package power dissipation capability

( $T_A = 25$  °C) ..... 1.0 W

Surface mount lead soldering temperature

(3 Seconds) ..... +260 °C

DC output current

(1 output at a time, 1s duration) ..... 20 mA

Static discharge voltage

(per MIL-STD-883, Method 3015) ..... > 2001 V

Latch-up current ..... > 140 mA

## Operating Range

Product	Range	Ambient Temperature ( $T_A$ )	$V_{CC}$
CY14B116X	Industrial	-40 °C to +85 °C	2.7 V to 3.6 V
CY14E116X			4.5 V to 5.5 V

## DC Electrical Characteristics

Over the [Operating Range](#)

Parameter	Description	Test Conditions		Min	Typ <sup>[14]</sup>	Max	Unit
$V_{CC}$	Power supply		CY14B116X	2.7	3.0	3.6	V
			CY14E116X	4.5	5.0	5.5	V
$I_{CC1}$	Average $V_{CC}$ current	Values obtained without output loads ( $I_{OUT} = 0$ mA)	$t_{RC} = 25/30$ ns	—	—	95	mA
			$t_{RC} = 35$ ns	—	—	85	mA
			$t_{RC} = 45$ ns	—	—	75	mA
$I_{CC2}$	Average $V_{CC}$ current during STORE	All inputs don't care, $V_{CC} = V_{CC}(\text{max})$ . Average current for duration $t_{STORE}$		—	—	10	mA
$I_{CC3}$	Average $V_{CC}$ current at $t_{RC} = 200$ ns, $V_{CC}(\text{Typ})$ , 25 °C	All inputs cycling at CMOS Levels. Values obtained without output loads ( $I_{OUT} = 0$ mA).		—	50	—	mA
$I_{CC4}$ <sup>[15]</sup>	Average $V_{CAP}$ current during AutoStore cycle	All inputs don't care. Average current for duration $t_{STORE}$		—	—	6	mA
$I_{SB}$	$V_{CC}$ standby current	$\overline{CE} \geq (V_{CC} - 0.2$ V). $V_{IN} \leq 0.2$ V or $V_{IN} \geq (V_{CC} - 0.2$ V). 'Standby current level after nonvolatile cycle is complete. Inputs are static. $f = 0$ MHz.	$t_{RC} = 25/30/35$ ns	—	—	650	μA
			$t_{RC} = 45$ ns	—	—	500	μA

### Notes

14. Typical values are at 25 °C,  $V_{CC} = V_{CC}(\text{Typ})$ . Not 100% tested.

15. This parameter is only guaranteed by design and is not tested.

## DC Electrical Characteristics (continued)

Over the [Operating Range](#)

Parameter	Description	Test Conditions	Min	Typ <sup>[14]</sup>	Max	Unit
$I_{ZZ}$	Sleep mode current	All inputs are static at CMOS Level	–	–	10	μA
$I_{IX}$ <sup>[16]</sup>	Input leakage current (except HSB)	$V_{CC} = V_{CC}(\text{max}), V_{SS} \leq V_{IN} \leq V_{CC}$	–1	–	+1	μA
	Input leakage current (for HSB)	$V_{CC} = V_{CC}(\text{max}), V_{SS} \leq V_{IN} \leq V_{CC}$	–100	–	+1	μA
$I_{OZ}$	Off state output leakage current	$V_{CC} = V_{CC}(\text{Max}), V_{SS} \leq V_{OUT} \leq V_{CC},$ $\overline{CE} \text{ or } \overline{OE} \geq V_{IH} \text{ or } \overline{BLE}, \overline{BHE}/\overline{B_A}, \overline{B_B},$ $\overline{B_C}, \overline{B_D} \geq V_{IH} \text{ or } \overline{WE} \leq V_{IL}$	–1	–	+1	μA
$V_{IH}$	Input HIGH voltage		2.0	–	$V_{CC} + 0.5$	V
$V_{IL}$	Input LOW voltage		$V_{SS} - 0.5$	–	0.8	V
$V_{OH}$	Output HIGH voltage	$I_{OUT} = -2 \text{ mA}$	2.4	–	–	V
$V_{OL}$	Output LOW voltage	$I_{OUT} = 4 \text{ mA}$	–	–	0.4	V
$V_{CAP}$ <sup>[17]</sup>	Storage capacitor	Between $V_{CAP}$ pin and $V_{SS}$	19.8	22.0	82.0	μF
$V_{V_{CAP}}$ <sup>[18, 19]</sup>	Maximum voltage driven on $V_{CAP}$ pin by the device	$V_{CC} = V_{CC}(\text{max})$	–	–	5.0	V

### Notes

16. The HSB pin has  $I_{OUT} = -2 \text{ uA}$  for  $V_{OH}$  of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard  $V_{OH}$  and  $V_{OL}$  are valid. This parameter is characterized but not tested.
17. Min  $V_{CAP}$  value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max  $V_{CAP}$  value guarantees that the capacitor on  $V_{CAP}$  is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits.
18. Maximum voltage on  $V_{CAP}$  pin ( $V_{V_{CAP}}$ ) is provided for guidance when choosing the  $V_{CAP}$  capacitor. The voltage rating of the  $V_{CAP}$  capacitor across the operating temperature range should be higher than the  $V_{V_{CAP}}$  voltage.
19. These parameters are only guaranteed by design and are not tested.

## Data Retention and Endurance

Over the [Operating Range](#)

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
NV <sub>C</sub>	Nonvolatile STORE operations	1,000,000	Cycles

## Capacitance

In the following table, the capacitance parameters are listed.

Parameter <sup>[20]</sup>	Description	Test Conditions	Max (All packages except 60-ball FBGA and 165-ball FBGA)	Max (60-ball FBGA package and 165-ball FBGA package)	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC</sub> (Typ)	8	10	pF
C <sub>IO</sub>	Input/Output capacitance		8	10	pF
C <sub>OUT</sub>	Output capacitance		8	10	pF

## Thermal Resistance

In the following table, the thermal resistance parameters are listed.


Parameter <sup>[20]</sup>	Description	Test Conditions	44-pin TSOP II	48-ball TSOP I	54-pin TSOP II	60-ball FBGA	165-ball FBGA	Unit
Θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accor- dance with EIA/JESD51.	44.6	35.6	41.1	21	15.6	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		2.4	2.33	4.6	3	2.9	°C/W

### Note


20. These parameters are only guaranteed by design and are not tested.

**Figure 10. AC Test Loads and Waveforms**


For 3 V (CY14B116X):




For Tristate specs



For 5 V (CY14E116X):



For Tristate specs



**AC Test Conditions**

	<b>CY14B116X</b>	<b>CY14E116X</b>
Input pulse levels	0 V to 3 V	0 V to 3 V
Input rise and fall times (10%–90%)	≤3 ns	≤3 ns
Input and output timing reference levels	1.5 V	1.5 V



## AC Switching Characteristics

Over the [Operating Range](#)

Parameters <sup>[21]</sup>		Description	25 ns		30 ns		35 ns		45 ns		Unit
Cypress Parameter	Alt Parameter		Min	Max	Min	Max	Min	Max	Min	Max	
SRAM Read Cycle											
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	–	25	–	30	–	35	–	45	ns
t <sub>RC</sub> <sup>[23]</sup>	t <sub>RC</sub>	Read cycle time	25	–	30	–	35	–	45	–	ns
t <sub>AA</sub> <sup>[24]</sup>	t <sub>AA</sub>	Address access time	–	25	–	30	–	35	–	45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	–	12	–	14	–	15	–	20	ns
t <sub>OHA</sub> <sup>[24]</sup>	t <sub>OH</sub>	Output hold after address change	3	–	3	–	3	–	3	–	ns
t <sub>LZCE</sub> <sup>[25]</sup>	t <sub>LZ</sub>	Chip enable to output active	3	–	3	–	3	–	3	–	ns
t <sub>HZCE</sub> <sup>[22, 25]</sup>	t <sub>HZ</sub>	Chip disable to output inactive	–	10	–	12	–	13	–	15	ns
t <sub>LZOE</sub> <sup>[25]</sup>	t <sub>OLZ</sub>	Output enable to output active	0	–	0	–	0	–	0	–	ns
t <sub>HZOE</sub> <sup>[22, 25]</sup>	t <sub>OHZ</sub>	Output disable to output inactive	–	10	–	12	–	13	–	15	ns
t <sub>PU</sub> <sup>[25]</sup>	t <sub>PA</sub>	Chip enable to power active	0	–	0	–	0	–	0	–	ns
t <sub>PD</sub> <sup>[25]</sup>	t <sub>PS</sub>	Chip disable to power standby	–	25	–	30	–	35	–	45	ns
t <sub>DBE</sub>		Byte enable to data valid	–	12	–	14	–	15	–	20	ns
t <sub>LZBE</sub> <sup>[25]</sup>		Byte enable to output active	0	–	0	–	0	–	0	–	ns
t <sub>HZBE</sub> <sup>[22, 25]</sup>		Byte disable to output inactive	–	10	–	12	–	13	–	15	ns
SRAM Write Cycle											
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	25	–	30	–	35	–	45	–	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	20	–	24	–	25	–	30	–	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	20	–	24	–	25	–	30	–	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	10	–	14	–	14	–	15	–	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	–	0	–	0	–	0	–	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	20	–	24	–	25	–	30	–	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	–	0	–	0	–	0	–	ns
t <sub>HA</sub>	t <sub>WR</sub>	Address hold after end of write	0	–	0	–	0	–	0	–	ns
t <sub>HZWE</sub> <sup>[22, 25, 26]</sup>	t <sub>WZ</sub>	Write enable to output disable	–	10	–	12	–	13	–	15	ns
t <sub>LZWE</sub> <sup>[25]</sup>	t <sub>OW</sub>	Output active after end of write	3	–	3	–	3	–	3	–	ns
t <sub>BW</sub>		Byte enable to end of write	20	–	24	–	25	–	30	–	ns

### Notes

21. Test conditions assume a signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC</sub>(Typ), and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance as shown in [Figure 10](#).



22. t<sub>HZCE</sub>, t<sub>HZOE</sub>, t<sub>HZBE</sub> and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF. Transition is measured ±200 mV from the steady state output voltage.

23. WE must be HIGH during SRAM read cycles.



24. Device is continuously selected with  $\overline{CE}$ ,  $\overline{OE}$  and  $\overline{BLE}$ ,  $\overline{BHE}/\overline{BA}$ ,  $\overline{BB}$ ,  $\overline{BC}$ ,  $\overline{BD}$  LOW.

25. These parameters are only guaranteed by design and are not tested.

26. If WE is LOW when  $\overline{CE}$  goes LOW, the outputs remain in the high impedance state.


**Figure 11. SRAM Read Cycle 1: Address Controlled** [27, 28, 29]

**Figure 12. SRAM Read Cycle 2:  $\overline{CE}$  and  $\overline{OE}$  Controlled** [27, 29]

**Notes**

27.  $\overline{WE}$  must be HIGH during SRAM read cycles.
28. Device is continuously selected with  $\overline{CE}$ ,  $\overline{OE}$  and  $\overline{BLE}$ ,  $\overline{BHE}/\overline{B_A}$ ,  $\overline{B_B}$ ,  $\overline{B_C}$ ,  $\overline{B_D}$  LOW.
29.  $\overline{HSB}$  must remain HIGH during Read and Write cycles.
30.  $\overline{BLE}$ ,  $\overline{BHE}$  are applicable for the  $\times 16$  configuration and  $\overline{B_A}$ ,  $\overline{B_B}$ ,  $\overline{B_C}$ ,  $\overline{B_D}$  are applicable for the  $\times 32$  configuration only.
31. TSOP II package is offered in single  $\overline{CE}$  and BGA package is offered in dual  $\overline{CE}$  options. In this datasheet, for a dual  $\overline{CE}$  device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins ( $\overline{CE}$  for the single chip enable device;  $\overline{CE}_1$  and  $\overline{CE}_2$  for the dual chip enable device).

**Figure 13. SRAM Write Cycle 1:  $\overline{WE}$  Controlled** [33, 35, 37]

**Figure 14. SRAM Write Cycle 2:  $\overline{CE}$  Controlled** [33, 35, 37]

**Notes**

32.  $\overline{BLE}$ ,  $\overline{BHE}$  are applicable for the  $\times 16$  configuration and  $\overline{BA}$ ,  $\overline{BB}$ ,  $\overline{BC}$ ,  $\overline{BD}$  are applicable for the  $\times 32$  configuration only.
33. If  $\overline{WE}$  is LOW when  $\overline{CE}$  goes LOW, the outputs remain in the high impedance state.
34.  $\overline{WE}$  must be HIGH during SRAM read cycles.
35.  $\overline{HSB}$  must remain HIGH during Read and Write cycles.
36. TSOP II package is offered in single  $\overline{CE}$ . TSOP I and BGA packages are offered in dual  $\overline{CE}$  options. In this datasheet, for a dual  $\overline{CE}$  device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins ( $\overline{CE}$  for the single chip enable device;  $\overline{CE}_1$  and  $\overline{CE}_2$  for the dual chip enable device).
37.  $\overline{CE}$  or  $\overline{WE}$  must be  $\geq V_{IH}$  during address transitions.

**Figure 15. SRAM Write Cycle 3:  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$ / $\overline{\text{B}}_{\text{A}}$ ,  $\overline{\text{B}}_{\text{B}}$ ,  $\overline{\text{B}}_{\text{C}}$ ,  $\overline{\text{B}}_{\text{D}}$  Controlled** [39, 40, 41]



#### Notes

38.  $\overline{\text{BLE}}$ ,  $\overline{\text{BHE}}$  are applicable for the  $\times 16$  configuration and  $\overline{\text{B}}_{\text{A}}$ ,  $\overline{\text{B}}_{\text{B}}$ ,  $\overline{\text{B}}_{\text{C}}$ ,  $\overline{\text{B}}_{\text{D}}$  are applicable for the  $\times 32$  configuration only.

39. If  $\overline{\text{WE}}$  is LOW when  $\overline{\text{CE}}$  goes LOW, the outputs remain in the high impedance state.

40.  $\overline{\text{HSB}}$  must remain HIGH during Read and Write cycles.

41.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be  $\geq V_{\text{IH}}$  during address transitions.


42. TSOP II package is offered in single  $\overline{\text{CE}}$ . TSOP I and BGA packages are offered in dual  $\overline{\text{CE}}$  options. In this datasheet, for a dual  $\overline{\text{CE}}$  device,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. For all other cases  $\overline{\text{CE}}$  is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins ( $\overline{\text{CE}}$  for the single chip enable device;  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  for the dual chip enable device).

## AutoStore/Power-Up RECALL Characteristics

Over the [Operating Range](#)

Parameter	Description		Min	Max	Unit
t <sub>HRECALL</sub> <sup>[43]</sup>	Power-Up RECALL duration		–	30	ms
t <sub>STORE</sub> <sup>[44]</sup>	STORE cycle duration		–	8	ms
t <sub>DELAY</sub> <sup>[45, 46]</sup>	Time allowed to complete SRAM write cycle		–	25	ns
V <sub>SWITCH</sub>	Low-voltage trigger level	CY14B116X	–	2.65	V
		CY14E116X	–	4.40	V
t <sub>VCCRISE</sub> <sup>[46]</sup>	V <sub>CC</sub> rise time		150	–	μs
V <sub>HDIS</sub> <sup>[46]</sup>	HSB output disable voltage		–	1.9	V
t <sub>LZHSB</sub> <sup>[46]</sup>	HSB to output active time		–	5	μs
t <sub>HHHD</sub> <sup>[46]</sup>	HSB HIGH active time		–	500	ns

**Figure 16. AutoStore or Power-Up RECALL<sup>[47]</sup>**



### Notes


43.  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .
44. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
45. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time  $t_{DELAY}$ .
46. These parameters are only guaranteed by design and are not tested.
47. Read and Write cycles are ignored during STORE, RECALL, and while  $V_{CC}$  is below  $V_{SWITCH}$ .
48. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.

## Sleep Mode Characteristics

Over the [Operating Range](#)

Parameter	Description	Min	Max	Unit
$t_{WAKE}$	Sleep mode exit time ( $\overline{ZZ}$ HIGH to first access after wakeup)	–	30	ms
$t_{SLEEP}$	Sleep mode enter time ( $\overline{ZZ}$ LOW to $\overline{CE}$ don't care)	–	8	ms
$t_{ZZL}$	$\overline{ZZ}$ active LOW time	50	–	ns
$t_{WEZZ}$	Last write to sleep mode entry time	0	–	μs
$t_{ZZH}$	$\overline{ZZ}$ active to DQ Hi-Z time	–	70	ns

**Figure 17. Sleep Mode** <sup>[49]</sup>



### Note

49. Device initiates sleep routine and enters into Sleep mode after  $t_{SLEEP}$  duration.

## Software Controlled STORE and RECALL Characteristics

Over the [Operating Range](#)

Parameter <sup>[50, 51]</sup>	Description	25 ns		30 ns		35 ns		45 ns		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
$t_{RC}$	STORE/RECALL initiation cycle time	25	–	30	–	35	–	45	–	ns
$t_{SA}$	Address setup time	0	–	0	–	0	–	0	–	ns
$t_{CW}$	Clock pulse width	20	–	24	–	25	–	30	–	ns
$t_{HA}$	Address hold time	0	–	0	–	0	–	0	–	ns
$t_{RECALL}$	RECALL duration	–	600	–	600	–	600	–	600	μs
$t_{SS}$ <sup>[52, 53]</sup>	Soft sequence processing time	–	500	–	500	–	500	–	500	μs



### Notes

50. The software sequence is clocked with  $\overline{CE}$  controlled or  $\overline{OE}$  controlled reads.

51. The six consecutive addresses must be read in the order listed in [Table 1](#) on page 11.  $\overline{WE}$  must be HIGH during all six consecutive cycles.

52. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.

53. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.

**Figure 18.  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled Software STORE and RECALL Cycle<sup>[54]</sup>**

**Figure 19. AutoStore Enable and Disable Cycle**

**Notes**

54. The six consecutive addresses must be read in the order listed in Table 1 on page 11.  $\overline{\text{WE}}$  must be HIGH during all six consecutive cycles.
55. TSOP II package is offered in single  $\overline{\text{CE}}$ . TSOP I and BGA packages are offered in dual  $\overline{\text{CE}}$  options. In this datasheet, for a dual  $\overline{\text{CE}}$  device,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. For all other cases  $\overline{\text{CE}}$  is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins ( $\overline{\text{CE}}$  for the single chip enable device;  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  for the dual chip enable device).
56. DQ output data at the sixth read may be invalid since the output is disabled at  $t_{\text{DELAY}}$  time.




## Hardware STORE Characteristics

Over the [Operating Range](#)


Parameter	Description	Min	Max	Unit
$t_{DHSB}$	HSB to output active time when write latch not set	–	25	ns
$t_{PHSB}$	Hardware STORE pulse width	15	–	ns

**Figure 20. Hardware STORE Cycle<sup>[57]</sup>**

### Write Latch set




### Write Latch not set



HSB pin is driven HIGH to  $V_{CC}$  only by internal 100 K $\Omega$  resistor, HSB driver is disabled  
 SRAM is disabled as long as HSB (IN) is driven LOW.

**Figure 21. Soft Sequence Processing<sup>[58, 59]</sup>**



### Notes

57. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
58. This is the amount of time it takes to take action on a soft sequence command.  $V_{CC}$  power must remain high to effectively register command.
59. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
60. TSOP II package is offered in single  $\overline{CE}$ . TSOP I and BGA packages are offered in dual  $\overline{CE}$  options. In this datasheet, for a dual  $\overline{CE}$  device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins ( $\overline{CE}$  for the single chip enable device;  $\overline{CE}_1$  and  $\overline{CE}_2$  for the dual chip enable device).

## Truth Table For SRAM Operations

HSB should remain HIGH for SRAM Operations.

### For ×8 Configuration

Single chip enable option (44-pin TSOP II package)

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs and Outputs	Mode	Power
H	X	X	High-Z	Deselect/Power-down	Standby
L	H	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> )	Read	Active
L	H	H	High-Z	Output disabled	Active
L	L	X	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )	Write	Active

### For ×8 Configuration

Dual chip enable option (48-pin TSOP I package)

$\overline{CE}_1$	$\overline{CE}_2$	$\overline{WE}$	$\overline{OE}$	Inputs and Outputs	Mode	Power
H	X	X	X	High-Z	Deselect/Power-down	Standby
X	L	X	X	High-Z	Deselect/Power-down	Standby
L	H	H	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> )	Read	Active
L	H	H	H	High-Z	Output disabled	Active
L	H	L	X	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )	Write	Active

### For ×16 Configuration

Single chip enable option (54-pin TSOP II package)

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{BLE}$	$\overline{BHE}$	Inputs and Outputs	Mode	Power
H	X	X	X	X	High-Z	Deselect/Power-down	Standby
L	X	X	H	H	High-Z	Output disabled	Active
L	H	L	L	L	Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active
L	H	L	L	H	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High-Z	Read	Active
L	H	L	H	L	Data out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High-Z	Read	Active
L	H	H	X	X	High-Z	Output disabled	Active
L	L	X	L	L	Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	L	X	L	H	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High-Z	Write	Active
L	L	X	H	L	Data in (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High-Z	Write	Active

### For ×16 Configuration

Dual chip enable option (48-pin TSOP I package and 165-ball FBGA package)

$\overline{CE}_1$	$CE_2$	$\overline{WE}$	$\overline{OE}$	$\overline{BLE}$	$\overline{BHE}$	Inputs and Outputs	Mode	Power
H	X	X	X	X	X	High-Z	Deselect/Power-down	Standby
X	L	X	X	X	X	High-Z	Deselect/Power-down	Standby
L	H	X	X	H	H	High-Z	Output disabled	Active
L	H	H	L	L	L	Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active
L	H	H	L	L	H	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High-Z	Read	Active
L	H	H	L	H	L	Data out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High-Z	Read	Active
L	H	H	H	X	X	High-Z	Output disabled	Active
L	H	L	X	L	L	Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	H	L	X	L	H	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High-Z	Write	Active
L	H	L	X	H	L	Data in (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High-Z	Write	Active

### For ×32 Configuration


Dual chip enable option (165-ball FBGA package)

$\overline{CE}_1$	$CE_2$	$\overline{WE}$	$\overline{OE}$	$\overline{B}_A$	$\overline{B}_B$	$\overline{B}_C$	$\overline{B}_D$	DQ <sub>0</sub> –DQ <sub>7</sub>	DQ <sub>8</sub> –DQ <sub>15</sub>	DQ <sub>16</sub> –DQ <sub>23</sub>	DQ <sub>24</sub> –DQ <sub>31</sub>	Mode	Power
H	X	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Deselect/Power-down	Standby
X	L	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Deselect/Power-down	Standby
L	H	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Selected	Active
L	H	H	L	L	L	L	L	Data out	Data out	Data out	Data out	Read all bits	Active
L	H	H	L	L	H	H	H	Data out	High-Z	High-Z	High-Z	Read	Active
L	H	H	L	H	L	H	H	High-Z	Data out	High-Z	High-Z	Read	Active
L	H	H	L	H	H	L	H	High-Z	High-Z	Data out	High-Z	Read	Active
L	H	H	L	H	H	H	L	High-Z	High-Z	High-Z	Data out	Read	Active
L	H	L	X	L	L	L	L	Data in	Data in	Data in	Data in	Write all bits	Active
L	H	L	X	L	H	H	H	Data in	High-Z	High-Z	High-Z	Write	Active
L	H	L	X	H	L	H	H	High-Z	Data in	High-Z	High-Z	Write	Active
L	H	L	X	H	H	L	H	High-Z	High-Z	Data in	High-Z	Write	Active
L	H	L	X	H	H	H	L	High-Z	High-Z	High-Z	Data in	Write	Active
L	H	H	H	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Output disabled	Active

## Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B116L-ZS25XI	51-85087	44-pin TSOP II	Industrial
	CY14B116L-ZS25XIT	51-85087	44-pin TSOP II	
	CY14E116L-ZS25XI	51-85087	44-pin TSOP II	
	CY14E116L-ZS25XIT	51-85087	44-pin TSOP II	
	CY14B116N-ZSP25XI	51-85160	54-pin TSOP II	
	CY14E116N-ZSP25XI	51-85160	54-pin TSOP II	
	CY14B116N-BA25XI	002-00193	60-ball FBGA	
	CY14B116N-BA25XIT	002-00193	60-ball FBGA	
	CY14B116N-BZ25XI	51-85195	165-ball FBGA	
	CY14B116N-BZ25XIT	51-85195	165-ball FBGA	
	CY14B116S-BZ25XI	51-85195	165-ball FBGA	
	CY14B116S-BZ25XIT	51-85195	165-ball FBGA	
	CY14E116S-BZ25XI	51-85195	165-ball FBGA	
	CY14E116S-BZ25XIT	51-85195	165-ball FBGA	
30	CY14B116L-Z30XI	51-85183	48-pin TSOP I	Industrial
	CY14B116L-Z30XIT	51-85183	48-pin TSOP I	
	CY14E116L-Z30XI	51-85183	48-pin TSOP I	
	CY14E116L-Z30XIT	51-85183	48-pin TSOP I	
	CY14B116N-Z30XI	51-85183	48-pin TSOP I	
	CY14B116N-Z30XIT	51-85183	48-pin TSOP I	
	CY14E116N-Z30XI	51-85183	48-pin TSOP I	
	CY14E116N-Z30XIT	51-85183	48-pin TSOP I	
45	CY14B116L-ZS45XI	51-85087	44-pin TSOP II	Industrial
	CY14B116L-ZS45XIT	51-85087	44-pin TSOP II	
	CY14E116L-ZS45XI	51-85087	44-pin TSOP II	
	CY14E116L-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B116L-Z45XI	51-85183	48-pin TSOP I	
	CY14B116L-Z45XIT	51-85183	48-pin TSOP I	
	CY14E116L-Z45XI	51-85183	48-pin TSOP I	
	CY14E116L-Z45XIT	51-85183	48-pin TSOP I	
	CY14B116N-Z45XI	51-85183	48-pin TSOP I	
	CY14B116N-Z45XIT	51-85183	48-pin TSOP I	
	CY14B116N-ZSP45XI	51-85160	54-pin TSOP II	
	CY14B116N-ZSP45XIT	51-85160	54-pin TSOP II	
	CY14E116N-Z45XI	51-85183	48-pin TSOP I	
	CY14E116N-Z45XIT	51-85183	48-pin TSOP I	
	CY14B116N-BZ45XI	51-85195	165-ball FBGA	
	CY14B116N-BZ45XIT	51-85195	165-ball FBGA	
	CY14B116S-BZ45XI	51-85195	165-ball FBGA	
	CY14B116S-BZ45XIT	51-85195	165-ball FBGA	

All parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.

**Ordering Code Definitions**
**CY14 B 116 L - ZS 25 X I T**


## Package Diagrams


**Figure 22. 44-pin TSOP II Package Outline, 51-85087**



51-85087 \*E

## Package Diagrams (continued)

**Figure 23. 48-pin TSOP (18.4 × 12 × 1.2 mm) Package Outline, 51-85183**




SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	—	0.16
c	0.10	—	0.21
D	20.00 BASIC		
D1	18.40 BASIC		
E	12.00 BASIC		
e	0.50 BASIC		
L	0.50	0.60	0.70
θ	0°	—	8
R	0.08	—	0.20
N	48		

### NOTES:

1. DIMENSIONS ARE IN MILLIMETERS (mm).
2. PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
4. TO BE DETERMINED AT THE SEATING PLANE [C-]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
5. DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
6. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.
7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
8. LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
9. DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 \*F

**Package Diagrams** (continued)


**Figure 24. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Package Outline, 51-85160**


51-85160 \*E



## Package Diagrams (continued)

**Figure 25. 60-ball FBGA (10 × 18 × 1.2 mm) BK60B Package Outline, 002-00193**




### NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS
2. REFERENCE JEDEC : PUB 95, DESIGN GUIDE 4.5

002-00193 \*\*

## Package Diagrams (continued)

Figure 26. 165-ball FBGA (15 × 17 × 1.40 mm (0.50 Ball Diameter)) Package Outline, 51-85195



51-85195 \*D

## Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JESD	JEDEC Standards
nvSRAM	nonvolatile Static Random Access Memory
RoHS	Restriction of Hazardous Substances
RWI	Read and Write Inhibited
TSOP II	Thin Small Outline Package

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degrees celsius
Hz	hertz
Kbit	kilobit
kHz	kilohertz
kΩ	kilohm
μA	microampere
mA	milliampere
μF	microfarad
Mbit	megabit
MHz	megahertz
μs	microsecond
ms	millisecond
ns	nanosecond
pF	picofarad
V	volt
Ω	ohm
W	watt

## Document History Page

Document Title: CY14B116L/CY14B116N/CY14B116S/CY14E116L/CY14E116N/CY14E116S, 16-Mbit (2048K × 8/1024K × 16/512K × 32) nvSRAM Document Number: 001-67793				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3186783	GVCH	03/02/2011	New data sheet.
*A	3202367	GVCH	03/22/2011	Updated <a href="#">DC Electrical Characteristics</a> (Changed maximum value of $I_{SB}$ parameter from 3 mA to 500 $\mu$ A).
*B	3459888	GVCH	12/09/2011	<p>Changed status from Advance to Preliminary.</p> <p>Updated <a href="#">Pinouts</a> (Updated <a href="#">Figure 6</a> and <a href="#">Figure 7</a>).</p> <p>Updated <a href="#">Pin Definitions</a> (Updated <math>\overline{ZZ}</math> pin description).</p> <p>Updated <a href="#">DC Electrical Characteristics</a> (Changed maximum value of <math>I_{CC1}</math> parameter from 70 mA to 95 mA for <math>t_{RC} = 25</math> ns, changed maximum value of <math>I_{CC1}</math> parameter from 50 mA to 75 mA for <math>t_{RC} = 45</math> ns, changed typical value of <math>I_{CC3}</math> parameter from 35 mA to 50 mA, changed maximum value of <math>I_{CC4}</math> parameter from 10 mA to 6 mA, changed maximum value of <math>I_{SB}</math> parameter from 500 <math>\mu</math>A to 650 <math>\mu</math>A, added <math>V_{CAP}</math> parameter values for CY14C116X, changed minimum value of <math>V_{CAP}</math> parameter from 20 <math>\mu</math>F to 19 <math>\mu</math>F, changed typical value of <math>V_{CAP}</math> parameter from 27 <math>\mu</math>F to 22 <math>\mu</math>F respectively, added <a href="#">Note 16</a> and referred the same note in <math>V_{CAP}</math> parameter).</p> <p>Updated <a href="#">Thermal Resistance</a> (Added values).</p> <p>Updated <a href="#">AC Switching Characteristics</a> (Added <a href="#">Note 21</a> and referred the same note in "Parameters" column).</p> <p>Updated <a href="#">AutoStore/Power-Up RECALL Characteristics</a> (Changed maximum value of <math>t_{HRECALL}</math> parameter from 40 ms to 60 ms for CY14C116X, changed maximum value of <math>t_{HRECALL}</math> parameter from 20 ms to 30 ms for CY14B116X/CY14E116X, changed maximum value of <math>t_{WAKE}</math> parameter from 40 ms to 60 ms for CY14C116X, changed maximum value of <math>t_{WAKE}</math> parameter from 20 ms to 30 ms for CY14B116X/CY14E116X).</p> <p>Updated <a href="#">Software Controlled STORE and RECALL Characteristics</a> (Changed maximum value of <math>t_{RECALL}</math> parameter from 300 <math>\mu</math>s to 600 <math>\mu</math>s, changed maximum value of <math>t_{SS}</math> parameter from 200 <math>\mu</math>s to 500 <math>\mu</math>s).</p> <p>Updated <a href="#">Ordering Information</a>: Updated part numbers.</p> <p>Updated <a href="#">Package Diagrams</a>: spec 51-85087 – Changed revision from *C to *D. spec 51-85183 – Changed revision from *B to *C. spec 51-85165 – Changed revision from *B to *C.</p>
*C	3510173	GVCH	01/27/2012	<p>Updated <a href="#">Ordering Information</a>: Updated part numbers. Updated to new template.</p>
*D	3733467	GVCH	09/14/2012	<p>Updated <a href="#">Device Operation</a>: Updated <a href="#">Sleep Mode</a>: Added <a href="#">Figure 9</a>. Updated <a href="#">Maximum Ratings</a>: Removed "Ambient temperature with power applied" and its corresponding details. Added "Maximum junction temperature" and its corresponding details.</p>

**Document History Page** (continued)

Document Title: CY14B116L/CY14B116N/CY14B116S/CY14E116L/CY14E116N/CY14E116S, 16-Mbit (2048K × 8/1024K × 16/512K × 32) nvSRAM Document Number: 001-67793				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*D (cont.)	3733467	GVCH	09/14/2012	Updated <a href="#">DC Electrical Characteristics</a> : Added V <sub>VCAP</sub> parameter and its corresponding details. Added Note 18 and referred the same note in V <sub>VCAP</sub> parameter. Referred Note 20 in V <sub>VCAP</sub> parameter. Updated <a href="#">Capacitance</a> : Changed maximum value of C <sub>IN</sub> and C <sub>OUT</sub> parameters from 7 pF to 11.5 pF. Added <a href="#">Sleep Mode Characteristics</a> . Updated <a href="#">Package Diagrams</a> : spec 51-85087 – Changed revision from *D to *E.
*E	4198509	GVCH	01/23/2014	Updated <a href="#">Features</a> : Removed 2.5 V operating range voltage support. Added 54-pin TSOP II package related information. Updated <a href="#">Logic Block Diagram</a> Updated <a href="#">Device Operation</a> : Updated <a href="#">AutoStore Operation (Power-Down)</a> : Removed sentence “The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.” Updated <a href="#">DC Electrical Characteristics</a> : Updated details in “Test Conditions” column corresponding to I <sub>SB</sub> parameter and also updated the corresponding values. Changed maximum value of V <sub>IH</sub> parameter from “V <sub>CC</sub> + 0.3 V” to “V <sub>CC</sub> + 0.5 V”. Updated V <sub>CAP</sub> value from 20 uF to 19.8 uF. Added Note 20. Updated <a href="#">Capacitance</a> : Changed maximum value of C <sub>IN</sub> and C <sub>OUT</sub> parameters from 11.5 pF to 8 pF. Updated <a href="#">Sleep Mode</a> : Changed maximum value of t <sub>ZZH</sub> parameter from 20 ns to 70 ns. Updated <a href="#">Figure 9</a> and <a href="#">Figure 17</a> for more clarity. Updated <a href="#">Truth Table For SRAM Operations</a> for more clarity. Updated <a href="#">Ordering Information</a> : Updated part numbers. Updated <a href="#">Package Diagrams</a> : Added spec 51-85160 *D.
*F	4303589	GVCH	03/20/2014	Updated <a href="#">Thermal Resistance</a> : Updated values of $\Theta_{JA}$ and $\Theta_{JC}$ parameters. Updated to new template. Completing Sunset Review.
*G	4366689	GVCH	05/01/2014	Updated <a href="#">Device Operation</a> : Updated <a href="#">Sleep Mode</a> : Updated description. Updated <a href="#">Maximum Ratings</a> : Added Note 14 and referred the same note in “Static discharge voltage”. Updated <a href="#">DC Electrical Characteristics</a> : Removed “RTC running on backup power supply” in “Test Conditions” column corresponding to I <sub>ZZ</sub> parameter. Updated <a href="#">AC Switching Characteristics</a> : Added Note 26 and referred the same note in t <sub>HA</sub> parameter.

**Document History Page** (continued)

Document Title: CY14B116L/CY14B116N/CY14B116S/CY14E116L/CY14E116N/CY14E116S, 16-Mbit (2048K × 8/1024K × 16/512K × 32) nvSRAM Document Number: 001-67793				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*G (cont.)	4366689	GVCH	05/01/2014	Updated <a href="#">Ordering Information</a> : Updated part numbers. Added Errata.
*H	4409843	GVCH	06/17/2014	Updated <a href="#">DC Electrical Characteristics</a> : Updated maximum value of $V_{V_{CAP}}$ parameter from " $V_{CC} - 0.5 \text{ V}$ " to 5.0 V. Removed CY14B116X and CY14E116X in "Test Condition" column corresponding to $V_{V_{CAP}}$ parameter.
*I	4417851	GVCH	06/24/2014	Updated <a href="#">DC Electrical Characteristics</a> : Added Note 15 and referred the same note in $I_{CC4}$ parameter. Updated <a href="#">Capacitance</a> : Changed maximum value of $C_{IN}$ and $C_{OUT}$ parameters from 8 pF to 10 pF corresponding to 165-ball FBGA package. Added $C_{IO}$ parameter. Updated <a href="#">Ordering Information</a> : No change in part numbers. Updated <a href="#">Ordering Code Definitions</a> .
*J	4432183	GVCH	07/07/2014	Updated <a href="#">DC Electrical Characteristics</a> : Changed maximum value of $V_{CAP}$ parameter from 120.0 $\mu\text{F}$ to 82.0 $\mu\text{F}$ .
*K	4456803	ZSK	07/31/2014	Removed Errata section. Added note at the end of the document mentioning when the errata items were fixed.
*L	4562106	GVCH	11/05/2014	Updated <a href="#">Functional Description</a> : Added "For a complete list of related documentation, click <a href="#">here</a> ." at the end. Updated <a href="#">Package Diagrams</a> : spec 51-85160 – Changed revision from *D to *E.
*M	4616093	GVCH	01/07/2015	Changed status from Preliminary to Final. Updated <a href="#">Package Diagrams</a> : spec 51-85183 – Changed revision from *C to *D.
*N	5364155	GVCH	22/07/2016	Added 60-ball FBGA package related information in all instances across the document. Updated <a href="#">Ordering Information</a> : Updated part numbers. Updated <a href="#">Ordering Code Definitions</a> . Updated <a href="#">Package Diagrams</a> : Added spec 002-00193 **. spec 51-85195 – Changed revision from *C to *D. Updated to new template.
*O	6403761	ZSK	12/07/2018	Added 35 ns speed bin related information in all instances across the document. Updated <a href="#">Ordering Information</a> : No change in part numbers. Updated <a href="#">Ordering Code Definitions</a> . Updated <a href="#">Package Diagrams</a> : spec 51-85183 – Changed revision from *D to *F. Removed note at the end of the document mentioning when the errata items were fixed. Updated to new template.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

Arm® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2011–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.