Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	V _{GS} = 0V, I _D = 250µA	
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.03		V/°C	Reference to 25°C, I_D = 1mA $@$	
R _{DS(on)}	Static Drain-to-Source On-Resistance		3.8	4.9	mΩ	V _{GS} = 10V, I _D = 56A ⑤	
V _{GS(th)}	Gate Threshold Voltage	1.0	1.7	2.5	V	$V_{DS} = V_{GS}, I_D = 100 \mu A$	
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient		-6.6		mV/°C		
gfs	Forward Trans conductance	103			S	V _{DS} = 10V, I _D = 56A	
R _{G(Int)}	Internal Gate Resistance		0.8		Ω		
	Drain-to-Source Leakage Current			20		$V_{DS} = 40V, V_{GS} = 0V$	
				250		V _{DS} = 40V,V _{GS} = 0V,T _J =125°C	
I _{GSS}	Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage			100	nA	V _{GS} = 16V	
				-100		V _{GS} = -16V	

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

_ ,		••••••		,			
Q _g	Total Gate Charge		35	53		I _D = 56A	
Q_{gs}	Gate-to-Source Charge		11		nC	V _{DS} = 20V	
Q_{gd}	Gate-to-Drain Charge		16			V _{GS} = 4.5V⑤	
t _{d(on)}	Turn-On Delay Time		28			$V_{DD} = 20V$	
t _r	Rise Time		271		ns	I _D = 56A	
t _{d(off)}	Turn-Off Delay Time		43		115	R _G = 3.7Ω	
t _f	Fall Time		60			V _{GS} = 4.5V⑤	
C _{iss}	Input Capacitance		3617			$V_{GS} = 0V$	
C _{oss}	Output Capacitance		633			V _{DS} = 25V	
C _{rss}	Reverse Transfer Capacitance		345		_	f = 1.0MHz, See Fig. 5	
C _{oss}	Output Capacitance		2378		pF	$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$	
C _{oss}	Output Capacitance		570			$V_{GS} = 0V, V_{DS} = 32V, f = 1.0MHz$	
C _{oss eff.}	Effective Output Capacitance		875			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V $	
	aracteristics						
	Parameter	Min.	Тур.	Max.	Units	Conditions	
ls	Continuous Source Current (Body Diode)			122①	^	MOSFET symbol showing the	
I _{SM}	Pulsed Source Current (Body Diode) ②			488	A	integral reverse	
V _{SD}	Diode Forward Voltage			1.3	V	T _J = 25°C,I _S = 56A,V _{GS} = 0V ⑤	
t _{rr}	Reverse Recovery Time		33	50	ns	T _J = 25°C ,I _F = 56A, V _{DD} = 20V	
Q _{rr}	Reverse Recovery Charge		32	48	nC	di/dt = 100A/µs ⑤	

Notes:

① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 56A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.

② Repetitive rating; pulse width limited by max. junction temperature.

 \odot Limited by T_{Jmax}, starting T_J = 25°C, L = 0.107mH, R_G = 50 Ω , I_{AS} = 56A, V_{GS} = 10V. Part not recommended for use above this value.

Intrinsic turn-on time is negligible (turn-on is dominated by $L_{s}+L_{D}$)

 $\label{eq:ISD} \ensuremath{\textcircled{\sc line 1.5}} \ensuremath{\textcircled{\sc line 1.5}} \ensuremath{\textcircled{\sc line 1.5}} \ensuremath{\overset{\sc line 1.5}{\sim}} \ensuremath{\overset{\sc lin$

Forward Turn-On Time

- (5) Pulse width \leq 1.0ms; duty cycle \leq 2%.
- \odot C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- $\label{eq:rescaled} \circledast \ \ \mathsf{R}_{\theta} \text{ is measured at } \mathsf{T}_{\mathsf{J}} \text{ approximately } 90^\circ C.$






Fig. 1 Typical Output Characteristics




Fig. 2 Typical Output Characteristics





Fig. 3 Typical Transfer Characteristics

175 150 G_{fs}, Forward Transconductance (S) $T_J = 25^{\circ}C$ 125 100 75 $T_J = 175°C$ 50 25 V_{DS} = 10V 0 0 20 40 60 80 I_D,Drain-to-Source Current (A)








Fig 5. Typical Capacitance vs. Drain-to-Source Voltage






Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage












Fig 8. Maximum Safe Operating Area














Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit








Fig. 14 - Threshold Voltage vs. Temperature








Fig 15. Avalanche Current vs. Pulse width





Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as Tjmax is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 11, 15).

tav = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} \mathsf{P}_{D \;(ave)} &= 1/2 \; (\; 1.3 \cdot \mathsf{BV} \cdot \mathsf{I}_{av}) = \Delta \mathsf{T} / \; \mathsf{Z}_{thJC} \\ \mathsf{I}_{av} &= 2 \Delta \mathsf{T} / \; [1.3 \cdot \mathsf{BV} \cdot \mathsf{Z}_{th}] \\ \mathsf{E}_{AS \;(AR)} &= \mathsf{P}_{D \;(ave)} \cdot \mathsf{t}_{av} \end{split}$$






Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms




AUIRLS3114Z

D²Pak (TO-263AB) Package Outline (Dimensions are shown in millimeters (inches))



AD TIF



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61, 63 AND c1 APPLY TO BASE METAL ONLY.

6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.

7. CONTROLLING DIMENSION: INCH.

8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

PLATING BASE WETA
B A A B B A A A A A A A A A A A A A

S Y	DIMENSIONS					
M B	MILLIM	ETERS	INC	O T E S		
B O L	MIN.	MAX.	MIN.	MAX.	E S	
А	4.06	4.83	.160	.190		
Α1	0.00	0.254	.000	.010		
Ь	0.51	0.99	.020	.039		
Ь1	0.51	0.89	.020	.035	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
С	0.38	0.74	.015	.029		
с1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	_	.270	_	4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	_	.245	—	4	
е	2.54	BSC	.100 BSC			
Н	14.61	15.88	.575	.625		
L	1.78	2.79	.070	.110		
L1	_	1.68	-	.066	4	
L2	_	1.78	-	.070		
L3	0.25 BSC .010 BSC			BSC		

LEAD ASSIGNMENTS


HEXFET

1.- GATE 2, 4.- DRAIN 3.- SOURCE

DIODES 1.- ANODE (TWO DIE) / OPEN (ONE DIE) 2, 4.- CATHODE 3.- ANODE


> IGBTS, COPACK 1.- GATE 2, 4.- COLLECTOR 3.- EMITTER

D²Pak (TO-263AB) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

D²Pak (TO-263AB) Tape & Reel Information (Dimensions are shown in millimeters (inches))



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

Qualification Level		Automotive (per AEC-Q101)				
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture Sensitivity Level		D ² -Pak	MSL1			
	Machine Model	Class M4 (+/- 600V) [†] AEC-Q101-002				
ESD	Human Body Model	Class H1C (+/- 2000V) [†] AEC-Q101-001				
	Charged Device Model	Class C5 (+/- 2000V) [†] AEC-Q101-005				
RoHS Compliant		Yes				

+ Highest passing voltage.

Revision History

Date	Comments		
3/3/2014	Added "Logic Level Gate Drive" bullet in the features section on page 1		
3/3/2014	Updated data sheet with new IR corporate template		
11/6/2015	Updated datasheet with corporate template		
11/0/2015	Corrected ordering table on page 1.		

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

<u>WARNINGS</u>

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.