

Description (Continued)

The AT27LV010A is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27LV010A operating with V_{CC} at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V_{CC} = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27LV010A has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 $\mu s/byte$. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV010A programs exactly the same way as a standard 5V AT27C010 and uses the same programming equipment.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the Vcc and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
V _{PP} Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 volts for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌE	PGM	Ai	Vpp	Vcc	Outputs
Read (2)	VIL	VIL	X ⁽¹⁾	Ai	Χ	Vcc (2)	Douт
Output Disable (2)	Χ	V_{IH}	Χ	Χ	Χ	Vcc (2)	High Z
Standby (2)	V_{IH}	Χ	Χ	Χ	Χ	Vcc (2)	High Z
Rapid Program (3)	V_{IL}	VIH	VIL	Ai	Vpp	Vcc (3)	DIN
PGM Verify (3)	V_{IL}	VIL	ViH	Ai	Vpp	Vcc (3)	Douт
PGM Inhibit (3)	V_{IH}	Χ	Χ	X	V_{PP}	Vcc (3)	High Z
Product Identification (3, 5)	VIL	VIL	Х	A9 = V _H ⁽⁴⁾ A0 = V _{IH} or V _{IL} A1 - A16 = V _{IL}	Х	Vcc (3)	Identification Code

Notes: 1. X can be V_{IL} or V_{IH}.

- 2. Read, output disable, and standby modes require, $3.0V \le V_{CC} \le 3.6V$, or $4.5V \le V_{CC} \le 5.5V$.
- 3. Refer to Programming Characteristics. Programming modes require V_{CC} = 6.5V.
- 4. $V_H = 12.0 \pm 0.5 V$.
- 5. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.





DC and AC Operating Conditions for Read Operation

			AT27LV010A	
		-90	-12	-15
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V Davisa Comple		3.0V to 3.6V	3.0V to 3.6V	3.0V to 3.6V
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
$V_{CC} = 3$.0V to 3.6V				
ΙLI	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μΑ
ILO	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μΑ
I _{PP1} (2)	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} = V _{CC}		10	μΑ
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μΑ
128	VCC Standby Current	I _{SB2} (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{V}$		100	μΑ
Icc	V _{CC} Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE} = V_{IL}$		8	mA
VIL	Input Low Voltage		-0.6	0.8	V
VIH	Input High Voltage		2.0	Vcc + 0 .5	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.0 \text{ mA}$		0.4	V
VoH	Output High Voltage	$I_{OH} = -2.0 \text{ mA}$	2.4		V
$V_{CC} = 4$.5V to 5.5V				
ILI	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μΑ
ILO	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μΑ
I _{PP1} (2)	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} = V _{CC}		10	μΑ
	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{\text{CE}} = \text{V}_{\text{CC}} \pm 0.3\text{V}$		100	μΑ
I _{SB}	VCC ** Standby Current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5 V		1	mΑ
Icc	V _{CC} Active Current	$\underline{f} = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ $CE = V_{IL}$		25	mA
VIL	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
VoL	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} , and removed simultaneously with or after V_{PP} .


^{2.} V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.

AC Characteristics for Read Operation ($V_{CC} = 3.0 \text{V}$ to 3.6V and 4.5V to 5.5V)

			AT27LV010A						
			Υ	90		12	-1	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
t _{ACC} (3)	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		90		120		150	ns
tce (2)	CE to Output Delay	OE = VIL		90		120		150	ns
toE (2, 3)	OE to Output Delay	CE = VIL		50		50		60	ns
t _{DF} (4, 5)	OE or CE High to Output Float, whichever occurred first			40		40		50	ns
tон	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$, whichever occurred first		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

AC Waveforms for Read Operation (1)



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2. OE may be delayed up to tCE tOE after the falling edge of CE without impact on tCE.
- 3. $\overline{\text{OE}}$ may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.






Input Test Waveform and Measurement Level

AC DRIVING LEVELS 0.45V 2.0 AC MEASUREMENT LEVEL

 t_R , $t_F < 20$ ns (10% to 90%)

Output Test Load




Note: CL = 100 pF including jig capacitance.

Pin Capacitance (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions	
CIN	4	8	pF	$V_{IN} = 0V$	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.



Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .

ŌĒ

2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

VIH

VIL

3. When programming the AT27LV010A a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

DC Programming Characteristics

 T_{A} = 25 $\pm~$ 5°C, V_{CC} = 6.5 $\pm~$ 0.25V, V_{PP} = 13.0 $\pm~$ 0.25V

		Test		Limits		
Symbol	Parameter	Conditions	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ	
VIL	Input Low Level		-0.6	0.8	V	
VIH	Input High Level		2.0	V _{CC} + 0.5	V	
VoL	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V	
Vон	Output High Voltage	$I_{OH} = -400 \mu A$	2.4		V	
I _{CC2}	V _{CC} Supply Current (Program and Verify)			40	mΑ	
I _{PP2}	V _{PP} Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		20	mA	
VID	A9 Product Identification Voltage		11.5	12.5	V	





AC Programming Characteristics

 $T_A = 25 \pm 5$ °C, $V_{CC} = 6.5 \pm 0.25$ V, $V_{PP} = 13.0 \pm 0.2$ V

Sym-	Test Conditions* ⁽¹⁾	Lir	nits	
bol	Parameter	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
t _{DS}	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
t _{DFP}	OE High to Output Float Delay (2)	0	130	ns
typs	V _{PP} Setup Time	2		μS
tvcs	V _{CC} Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	95	105	μS
toE	Data Valid from OE		150	ns
tprt	V _{PP} Pulse Rise Time During Programming	50		ns

*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%).......20 ns Input Pulse Levels.................0.45V to 2.4V Input Timing Reference Level......0.8V to 2.0V Output Timing Reference Level......0.8V to 2.0V

- Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after VPP.
 - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.
 - 3. Program Pulse width tolerance is 100 μ sec \pm 5%.


Atmel's 27LV010A Integrated Product Identification Code

		Pins						Hex		
Codes	A0	07	O6	O5	04	О3	O2	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

1. The AT27LV010A has the same Product Identification Code as the AT27C010. Both are programming compatible.

Rapid Programming Algorithm

A 100 μs PGM pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and VPP is raised to 13.0V. Each address is first programmed with one 100 µs PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



Ordering Information

tacc (ns)	Icc (Vcc =	(mA) = 3.6V	Ordering Code	Package	Operation Range
	Active	Standby	5	J	·
90	8	0.02	AT27LV010A-90JC AT27LV010A-90TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27LV010A-90JI AT27LV010A-90TI	32J 32T	Industrial (-40°C to 85°C)
120	8	0.02	AT27LV010A-12JC AT27LV010A-12TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27LV010A-12JI AT27LV010A-12TI	32J 32T	Industrial (-40°C to 85°C)
150	8	0.02	AT27LV010A-15JC AT27LV010A-15TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27LV010A-15JI AT27LV010A-15TI	32J 32T	Industrial (-40°C to 85°C)

Package Type						
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)					

