

TABLE OF CONTENTS

| | |
|-----------------------------------|---|
| Features | 1 |
| Applications | 1 |
| Typical Applications Circuit..... | 1 |
| General Description | 1 |
| Revision History | 2 |
| Specifications..... | 3 |
| Timing Diagram | 4 |
| Absolute Maximum Ratings..... | 5 |
| Thermal Data | 5 |
| Thermal Resistance | 5 |
| ESD Caution..... | 5 |

REVISION HISTORY

2/13—Rev. D to Rev. E

| | |
|--|----|
| Changes to Logic High Voltage Parameter, Table 1 | 3 |
| Updated Outline Dimensions | 15 |

11/10—Rev. C to Rev. D

| | |
|--|---|
| Changed 4 mΩ to 4 MΩ in Theory of Operation Section..... | 9 |
|--|---|

3/10—Rev. B to Rev. C

| | |
|--|------------|
| Change to Low Input Voltage Range Value..... | Throughout |
|--|------------|

| | |
|--|----|
| Pin Configuration and Function Descriptions..... | 6 |
| Typical Performance Characteristics | 7 |
| Theory of Operation | 9 |
| Applications Information | 10 |
| Ground Current..... | 10 |
| Enable Feature | 10 |
| Timing..... | 10 |
| Thermal Considerations..... | 12 |
| PCB Layout Considerations..... | 14 |
| Outline Dimensions | 15 |
| Ordering Guide | 15 |

1/10—Rev. A to Rev. B

| | |
|---------------------------------|------------|
| Added ADP191 | Throughout |
| Changes to Table 1 | 3 |
| Changes to Table 3..... | 5 |
| Changes to Ordering Guide | 15 |

9/09—Rev. 0 to Rev. A

| | |
|---------------------------------|----|
| Changes to Ordering Guide | 13 |
|---------------------------------|----|

1/09—Revision 0: Initial Version

SPECIFICATIONS

$V_{IN} = 1.8\text{ V}$, $V_{EN} = V_{IN}$, $I_{LOAD} = 200\text{ mA}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1. ADP190

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|-------------------------------|---------------|--|------|-----|-----|---------------|
| INPUT VOLTAGE RANGE | V_{IN} | $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | 1.1 | | 3.6 | V |
| EN INPUT | | | | | | |
| EN Input Threshold | V_{EN_TH} | $1.1\text{ V} \leq V_{IN} \leq 1.3\text{ V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | 0.3 | | 1.0 | V |
| | | $1.3\text{ V} < V_{IN} < 1.8\text{ V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | 0.4 | | 1.2 | V |
| | | $1.8\text{ V} \leq V_{IN} \leq 3.6\text{ V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | 0.45 | | 1.2 | V |
| Logic High Voltage | V_{IH} | $1.1\text{ V} \leq V_{IN} \leq 1.3\text{ V}$ | 1.0 | | | V |
| | | $1.3\text{ V} < V_{IN} \leq 3.6\text{ V}$ | 1.2 | | | V |
| Logic Low Voltage | V_{IL} | $1.1\text{ V} \leq V_{IN} \leq 3.6\text{ V}$ | | | 0.3 | V |
| EN Input Pull-Down Resistance | R_{EN} | | | 4 | | M Ω |
| CURRENT | | | | | | |
| Ground Current ¹ | I_{GND} | $V_{IN} = 3.6\text{ V}$, V_{OUT} open, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | | | 2 | μA |
| Shutdown Current | I_{OFF} | EN = GND | | 0.1 | | μA |
| | | EN = GND, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | | | 2 | μA |
| VIN to VOUT RESISTANCE | $R_{DS_{ON}}$ | | | | | |
| | | $V_{IN} = 3.6\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V | | 80 | | m Ω |
| | | $V_{IN} = 2.5\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V | | 90 | | m Ω |
| | | $V_{IN} = 1.8\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V | | 105 | 130 | m Ω |
| | | $V_{IN} = 1.5\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V | | 125 | | m Ω |
| | | $V_{IN} = 1.2\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1 V | | 160 | | m Ω |
| VOUT TIME | | | | | | |
| Turn-On Delay Time | t_{ON_DLY} | $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V, $C_{LOAD} = 1\text{ }\mu\text{F}$ | | 5 | | μs |
| Turn-On Delay Time | t_{ON_DLY} | $V_{IN} = 3.6\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V, $C_{LOAD} = 1\text{ }\mu\text{F}$ | | 1.5 | | μs |

¹ Ground current includes EN pull-down current.

Table 2. ADP191

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|-------------------------------|---------------|--|------|-----|-----|---------------|
| INPUT VOLTAGE RANGE | V_{IN} | $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | 1.1 | | 3.6 | V |
| EN INPUT | | | | | | |
| EN Input Threshold | V_{EN_TH} | $1.1\text{ V} \leq V_{IN} \leq 1.3\text{ V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | 0.3 | | 1.0 | V |
| | | $1.3\text{ V} < V_{IN} < 1.8\text{ V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | 0.4 | | 1.2 | V |
| | | $1.8\text{ V} \leq V_{IN} \leq 3.6\text{ V}$, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | 0.45 | | 1.2 | V |
| Logic High Voltage | V_{IH} | $1.1\text{ V} \leq V_{IN} \leq 3.6\text{ V}$ | 1.1 | | | V |
| Logic Low Voltage | V_{IL} | $1.1\text{ V} \leq V_{IN} \leq 3.6\text{ V}$ | | | 0.3 | V |
| EN Input Pull-Down Resistance | R_{EN} | | | 4 | | M Ω |
| CURRENT | | | | | | |
| Ground Current ¹ | I_{GND} | $V_{IN} = 3.6\text{ V}$, V_{OUT} open, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | | | 2 | μA |
| Shutdown Current | I_{OFF} | EN = GND | | 0.1 | | μA |
| | | EN = GND, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | | | 2 | μA |
| VIN to VOUT RESISTANCE | $R_{DS_{ON}}$ | | | | | |
| | | $V_{IN} = 3.6\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V | | 80 | | m Ω |
| | | $V_{IN} = 2.5\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V | | 90 | | m Ω |
| | | $V_{IN} = 1.8\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V | | 105 | 130 | m Ω |
| | | $V_{IN} = 1.5\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V | | 125 | | m Ω |
| | | $V_{IN} = 1.2\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1 V | | 160 | | m Ω |
| VOUT DISCHARGE RESISTANCE | R_{DIS} | | | 215 | | Ω |
| VOUT TIME | | | | | | |
| Turn-On Delay Time | t_{ON_DLY} | $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V, $C_{LOAD} = 1\text{ }\mu\text{F}$ | | 80 | | μs |
| Turn-On Delay Time | t_{ON_DLY} | $V_{IN} = 3.6\text{ V}$, $I_{LOAD} = 200\text{ mA}$, EN = 1.5 V, $C_{LOAD} = 1\text{ }\mu\text{F}$ | | 50 | | μs |

¹ Ground current includes EN pull-down current.

TIMING DIAGRAM




Figure 3. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
|--------------------------------------|---------------------------|
| V _{IN} to GND Pins | −0.3 V to +4.0 V |
| V _{OUT} to GND Pins | −0.3 V to V _{IN} |
| EN to GND Pins | −0.3 V to +4.0 V |
| Continuous Drain Current | |
| T _A = 25°C | ±1 A |
| T _A = 85°C | ±500 mA |
| Continuous Diode Current | −50 mA |
| Storage Temperature Range | −65°C to +150°C |
| Operating Junction Temperature Range | −40°C to +125°C |
| Soldering Conditions | JEDEC J-STD-020 |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP190/ADP191 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that T_J is within the specified temperature limits. In applications with high power dissipation and poor PCB thermal resistance, the maximum ambient temperature may need to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature (T_J) of the device is dependent on the ambient temperature (T_A), the power dissipation of the device (P_D), and the junction-to-ambient thermal resistance of the package (θ_{JA}).

Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) using the formula

$$T_J = T_A + (P_D \times \theta_{JA})$$

Junction-to-ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of θ_{JA} may vary, depending on PCB material, layout, and environmental conditions. The specified values of θ_{JA} are based on a 4-layer, 4 inch × 3 inch PCB. See JESD51-7 and JESD51-9 for detailed information regarding board construction. For additional information, see the AN-617 application note, *MicroCSP™ Wafer Level Chip Scale Package*.

Ψ_{JB} is the junction-to-board thermal characterization parameter with units of °C/W. Ψ_{JB} of the package is based on modeling and calculation using a 4-layer board. The JESD51-12 document, *Guidelines for Reporting and Using Electronic Package Thermal Information*, states that thermal characterization parameters are not the same as thermal resistances. Ψ_{JB} measures the component power flowing through multiple thermal paths rather than through a single path, as in thermal resistance (θ_{JB}). Therefore, Ψ_{JB} thermal paths include convection from the top of the package as well as radiation from the package, factors that make Ψ_{JB} more useful in real-world applications. Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and the power dissipation (P_D) using the formula

$$T_J = T_B + (P_D \times \Psi_{JB})$$

See JESD51-8, JESD51-9, and JESD51-12 for more detailed information about Ψ_{JB}.

THERMAL RESISTANCE

θ_{JA} and Ψ_{JB} are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

| Package Type | θ _{JA} | Ψ _{JB} | Unit |
|---------------------------|-----------------|-----------------|------|
| 4-Ball, 0.4 mm Pitch WLCS | 260 | 58.4 | °C/W |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|----------|---|
| A1 | VIN | Input Voltage. |
| B1 | EN | Enable Input. Drive EN high to turn on the switch; drive EN low to turn off the switch. |
| A2 | VOUT | Output Voltage. |
| B2 | GND | Ground. |

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 1.8\text{ V}$, $V_{EN} = V_{IN} > V_{IH}$, $I_{LOAD} = 100\text{ mA}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 5. R_{DSon} vs. Temperature (Includes $\sim 15\text{ m}\Omega$ Trace Resistance)




Figure 6. R_{DSon} vs. Input Voltage, V_{IN} (Includes $\sim 15\text{ m}\Omega$ Trace Resistance)




Figure 7. Voltage Drop vs. Load Current (Includes $\sim 15\text{ m}\Omega$ Trace Resistance)




Figure 8. ADP190 Turn-On Delay, Input Voltage = 3.6 V




Figure 9. ADP190 Turn-On Delay, Input Voltage = 1.8 V




Figure 10. ADP191 Turn-On Delay and Inrush Current vs. Input Voltage = 3.6 V




Figure 11. ADP191 Turn-On Delay and Inrush Current vs. Input Voltage = 1.8 V




Figure 12. ADP191 Turn-Off Delay, Input Voltage = 3.6 V




Figure 13. ADP191 Turn-Off Delay, Input Voltage = 1.8 V




Figure 14. Ground Current vs. Temperature




Figure 15. Ground Current vs. Input Voltage, V_{IN}




Figure 16. Shutdown Current vs. Temperature

THEORY OF OPERATION

The [ADP190/ADP191](#) are high-side PMOS load switches. They are designed for supply operation from 1.1 V to 3.6 V. The PMOS load switch is designed for low on resistance, 105 m Ω at $V_{IN} = 1.8$ V, and supports 500 mA of continuous current. It is a low ground current device with a nominal 4 M Ω pull-down resistor on its enable pin. The package is a space-saving 0.8 mm \times 0.8 mm, 4-ball WLCSP.

The [ADP191](#) incorporates an internal output discharge resistor to discharge the output capacitance when the [ADP191](#) output is disabled. The [ADP191](#) also contains circuitry to limit the switch turn-on slew rate to limit the inrush current.




Figure 17. [ADP190](#) Functional Block Diagram




Figure 18. [ADP191](#) Functional Block Diagram

APPLICATIONS INFORMATION

GROUND CURRENT

The major source for ground current in the ADP190/ADP191 is the 4 MΩ pull-down on the enable (EN) pin. Figure 19 shows typical ground current when $V_{EN} = V_{IN}$ and V_{IN} varies from 1.1 V to 3.6 V.




Figure 19. Ground Current vs. Load Current

As shown in Figure 20, an increase in ground current can occur when $V_{EN} \neq V_{IN}$. This is caused by the CMOS logic nature of the level shift circuitry as it translates an EN signal ≥ 1.1 V to a logic high. This increase is a function of the $V_{IN} - V_{EN}$ delta.




Figure 20. Typical Ground Current when $V_{EN} \neq V_{IN}$

ENABLE FEATURE

The ADP190/ADP191 use the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 21, when a rising voltage on EN crosses the active threshold, VOUT turns on. When a falling voltage on EN crosses the inactive threshold, VOUT turns off.




Figure 21. Typical EN Operation

As shown in Figure 21, the EN pin has built-in hysteresis. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds derive from the VIN voltage; therefore, these thresholds vary with changing input voltage. Figure 22 shows typical EN active/inactive thresholds when the input voltage varies from 1.1 V to 3.6 V.




Figure 22. Typical EN Pin Thresholds vs. Input Voltage, V_{IN}

TIMING

Turn-on delay is defined as the delta between the time that EN reaches >1.1 V until VOUT rises to $\sim 10\%$ of its final value. The ADP190/ADP191 include circuitry to set the typical 1.5 μ s turn-on delay at 3.6 V V_{IN} to limit the V_{IN} inrush current. As shown in Figure 23, the turn-on delay is dependent on the input voltage.




Figure 23. ADP190 Typical Turn-On Delay Time with Varying Input Voltage




Figure 24. ADP191 Typical Turn-On Delay Time with Varying Input Voltage

The rise time is defined as the delta between the time from 10% to 90% of V_{OUT} reaching its final value. It is dependent on the RC time constant where C = load capacitance (C_{LOAD}) and R = $R_{DS(ON)} || R_{LOAD}$. Because $R_{DS(ON)}$ is usually smaller than R_{LOAD} , an adequate approximation for RC is $R_{DS(ON)} \times C_{LOAD}$. The ADP190/ADP191 do not need any input or load capacitor, but capacitors can be used to suppress noise on the board. If significant load capacitance is connected, inrush current is a concern.

The ADP191 contains circuitry to limit the slew rate of the switch turn to reduce the turn on inrush current. See Figure 25 and Figure 26 for a comparison of rise time and inrush current.




Figure 25. ADP190 Typical Rise Time and Inrush Current with $C_{LOAD} = 1 \mu F$




Figure 26. ADP191 Typical Rise Time and Inrush Current with $C_{LOAD} = 1 \mu F$




Figure 27. ADP190 Typical Rise Time and Inrush Current with $C_{LOAD} = 4.7 \mu F$

The turn-off time is defined as the delta between the time from 90% to 10% of V_{OUT} reaching its final value. It is also dependent on the RC time constant.

The ADP191 incorporates an internal output discharge resistor to discharge the output capacitance when the ADP191 output is disabled. See Figure 28 and Figure 29 for a comparison of turn-off times.




Figure 28. ADP190 Typical Turn-Off Time, Various Load Currents




Figure 29. ADP191 Typical Turn-Off Time, Load Current = 0 mA

THERMAL CONSIDERATIONS

In most applications, the ADP190/ADP191 do not dissipate much heat due to their low on-channel resistance. However, in applications with high ambient temperature and load current, the heat dissipated in the package can be large enough to cause the junction temperature of the die to exceed the maximum junction temperature of 125°C.

The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 1.

To guarantee reliable operation, the junction temperature of the ADP190/ADP191 must not exceed 125°C. To ensure that the junction temperature stays below this maximum value, the user must be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{JA}). The θ_{JA} value is dependent on the package assembly compounds that are used and the amount of copper used to solder the package GND pin to the PCB. Table 6 shows typical θ_{JA} values of the 4-ball WLCSP for various PCB copper sizes. Table 7 shows the typical Ψ_{JB} value of the 4-ball WLCSP.

Table 6. Typical θ_{JA} Values for WLCSP

| Copper Size (mm ²) | θ_{JA} (°C/W) |
|--------------------------------|----------------------|
| 0 ¹ | 260 |
| 50 | 159 |
| 100 | 157 |
| 300 | 153 |
| 500 | 151 |

¹ Device soldered to minimum size pin traces.

Table 7. Typical Ψ_{JB} Values

| Package | Ψ_{JB} | Unit |
|--------------|-------------|------|
| 4-Ball WLCSP | 58.4 | °C/W |

The junction temperature of the ADP190/ADP191 can be calculated from the following equation:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{1}$$

where:

T_A is the ambient temperature.

P_D is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND}) \tag{2}$$

where:

I_{LOAD} is the load current.

I_{GND} is the ground current.

V_{IN} and V_{OUT} are the input and output voltages, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$T_J = T_A + \{[(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA}\} \tag{3}$$

As shown in Equation 3, for a given ambient temperature, input-to-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. Figure 30 to Figure 35 show junction temperature calculations for different ambient temperatures, load currents, V_{IN} to V_{OUT} differentials, and areas of PCB copper.




Figure 30. 500 mm² of PCB Copper, T_A = 25°C

07874-021




Figure 33. 500 mm² of PCB Copper, T_A = 50°C

07874-024




Figure 31. 100 mm² of PCB Copper, T_A = 25°C

07874-022




Figure 34. 100 mm² of PCB Copper, T_A = 50°C

07874-025




Figure 32. 0 mm² of PCB Copper, T_A = 25°C

07874-023




Figure 35. 0 mm² of PCB Copper, T_A = 50°C

07874-026

In cases where the board temperature is known, use the thermal characterization parameter, Ψ_{JB} , to estimate the junction temperature rise. Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the formula

$$T_J = T_B + (P_D \times \Psi_{JB}) \quad (4)$$




Figure 36. $T_B = 85^\circ\text{C}$

PCB LAYOUT CONSIDERATIONS

Improve heat dissipation from the package by increasing the amount of copper attached to the pins of the [ADP190/ADP191](#). However, as listed in Table 6, a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

It is critical to keep the input and output traces as wide and as short as possible to minimize the circuit board trace resistance.




Figure 37. ADP190 PCB Layout




Figure 38. ADP191 PCB Layout

OUTLINE DIMENSIONS




Figure 39. 4-Ball Wafer Level Chip Scale Package [WLCSP] (CB-4-3)
 Dimensions shown in millimeters

04-18-2012-A

ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Package Option | Branding |
|--------------------|-------------------|---|----------------|----------|
| ADP190ACBZ-R7 | -40°C to +85°C | 4-Ball Wafer Level Chip Scale Package [WLCSP] | CB-4-3 | 4D |
| ADP191ACBZ-R7 | -40°C to +85°C | 4-Ball Wafer Level Chip Scale Package [WLCSP] | CB-4-3 | 4G |
| ADP190CB-EVALZ | | Evaluation Board | | |
| ADP191CB-EVALZ | | Evaluation Board | | |

¹ Z = RoHS Compliant Part.

NOTES