TABLE OF CONTENTS

REVISION HISTORY

SPECIFICATIONS

IN = 12 V, ENx = FREQ = PV = VREG = 5 V, SYNC = GND, T_J = −40°C to +125°C, unless otherwise specified. All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). Typical values are at T_A = 25°C.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLY					
IN Input Voltage	PV = VREG (using internal regulator)	5.5		20	V
	IN = PV = VREG (not using internal regulator)	3.7		5.5	V
IN Quiescent Current	Not switching, I_{VREG} = 0 mA		1.5	3	mA
IN Shutdown Current	EN1 = EN2 = GND		10	20	μA
VREG Undervoltage Lockout Threshold	VREG rising	2.4	2.7	2.9	V
VREG Undervoltage Lockout Hysteresis			0.125		V
ERROR AMPLIFIER					
FB1, FB2 Regulation Voltage	T_A = 25°C, TRK1, TRK2 > 700 mV	597	600	603	mV
	T_J = 0°C to 85°C, TRK1, TRK2 > 700 mV	591		609	mV
	T_J = −40°C to +125°C, TRK1, TRK2 > 700 mV	588		612	mV
	T_J = 0°C to 70°C, TRK1, TRK2 > 700 mV	595		605	mV
FB1, FB2 Input Bias Current				100	nA
Open-Loop Voltage Gain			70		dB
Gain-Bandwidth Product			20		MHz
COMP1, COMP2 Sink Current			600		μA
COMP1, COMP2 Source Current			120		μA
COMP1, COMP2 Clamp High Voltage			2.4		V
COMP1, COMP2 Clamp Low Voltage			0.75		V
LINEAR REGULATOR					
VREG Output Voltage	T_A = 25°C, I_{VREG} = 20 mA	4.85	5.0	5.15	V
	IN = 7 V to 20 V, I_{VREG} = 0 mA to 100 mA, T_A = −40°C to +85°C	4.75	5.0	5.25	V
VREG Load Regulation	I_{VREG} = 0 mA to 100 mA, IN = 12 V		−40		mV
VREG Line Regulation	IN = 7 V to 20 V, I_{VREG} = 20 mA		1		mV
VREG Current Limit	VREG = 4 V		220		mA
VREG Short-Circuit Current	VREG < 0.5 V	50	140	200	mA
IN to VREG Dropout Voltage	I_{VREG} = 100 mA, IN < 5 V		0.7	1.4	V
VREG Minimum Output Capacitance		1			μF
PWM CONTROLLER					
PWM Ramp Voltage Peak	SYNC = GND		1.3		V
DH1, DH2 Maximum Duty Cycle	FREQ = GND (300 kHz)	85	90		%
DH1, DH2 Minimum Duty Cycle	FREQ = GND (300 kHz)		1	3	%
SOFT START					
SS1, SS2 Pull-Up Resistance	SS1, SS2 = GND		90		kΩ
SS1, SS2 Pull-Down Resistance	SS1, SS2 = 0.6 V		6		kΩ
SS1, SS2 to FB1, FB2 Offset Voltage	SS1, SS2 = 0 mV to 500 mV		−45		mV
SS1, SS2 Pull-Up Voltage			0.8		V
TRACKING					
TRK1, TRK2 Common-Mode Input Voltage Range		0		600	mV
TRK1, TRK2 to FB1, FB2 Offset Voltage	TRK1, TRK2 = 0 mV to 500 mV	−5		+5	mV
TRK1, TRK2 Input Bias Current				100	nA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
OSCILLATOR					
Oscillator Frequency	SYNC = FREQ = GND (f_{SW} = f_{OSC})	240	300	370	kHz
	SYNC = GND, FREQ = VREG (f_{SW} = f_{OSC})	480	600	720	kHz
SYNC Synchronization Range[1]	FREQ = GND, SYNC = 600 kHz to 1.2 MHz (f_{SW} = f_{SYNC}/2)	300		600	kHz
	FREQ = VREG, SYNC = 1.2 MHz to 2 MHz (f_{SW} = f_{SYNC}/2)	600		1000	kHz
SYNC Minimum Input Pulse Width				200	ns
CURRENT SENSE					
CSL1, CSL2 Threshold Voltage	Relative to PGND	−30	0	+30	mV
CSL1, CSL2 Output Current	CSL1, CSL2 = PGND	44	50	56	µA
Current Sense Blanking Period			100		ns
GATE DRIVERS					
DH1, DH2 Rise Time	C_{DH} = 3 nF, V_{BST} − V_{SW} = 5 V		15		ns
DH1, DH2 Fall Time	C_{DH} = 3 nF, V_{BST} − V_{SW} = 5 V		10		ns
DL1, DL2 Rise Time	C_{DL} = 3 nF		15		ns
DL1, DL2 Fall Time	C_{DL} = 3 nF		10		ns
DH to DL, DL to DH Dead Time			40		ns
LOGIC THRESHOLDS					
SYNC, FREQ, LDOSD Input High Voltage		2.2			V
SYNC, FREQ, LDOSD Input Low Voltage				0.4	V
SYNC, FREQ Input Leakage Current	SYNC, FREQ = 0 V to 5.5 V			1	µA
LDOSD Pull-Down Resistance			100		kΩ
EN1, EN2 Input High Voltage	IN = 3.7 V to 20 V	2.0			V
EN1, EN2 Input Low Voltage	IN = 3.7 V to 20 V			0.8	V
EN1, EN2 Current Source	EN1, EN2 = 0 V to 3.0 V	−0.05	−0.6	−1.5	µA
EN1, EN2 Input Impedance to 5 V Zener	EN1, EN2 = 5.5 V to 20 V		100		kΩ
THERMAL SHUTDOWN					
Thermal Shutdown Threshold[2]			145		°C
Thermal Shutdown Hysteresis[2]			15		°C
POWER GOOD					
FB1, UV2 Overvoltage Threshold	V_{FB1}, V_{UV2} rising		750		mV
FB1, UV2 Overvoltage Hysteresis			50		mV
FB1, UV2 Undervoltage Threshold	V_{FB1}, V_{UV2} rising		550		mV
FB1, UV2 Undervoltage Hysteresis			50		mV
POK1, POK2 Propagation Delay			8		µs
POK1, POK2 Off Leakage Current	V_{POK1}, V_{POK2} = 5.5 V			1	µA
POK1, POK2 Output Low Voltage	I_{POK1}, I_{POK2} = 10 mA		150	500	mV
UV2 Input Bias Current			10	100	nA

[1] SYNC input frequency is 2× the single-channel switching frequency. The SYNC frequency is divided by 2, and the separate phases were used to clock the controllers.
[2] Guaranteed by design and not subject to production test.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
IN, EN1, EN2	−0.3 V to +20 V
BST1, BST2	−0.3 V to +30 V
BST1, BST2 to SW1, SW2	−0.3 V to +6 V
CSL1, CSL2	−1 V to +30 V
SW1, SW2	−2 V to +30 V
DH1	SW1 − 0.3 V to BST1 + 0.3 V
DH2	SW2 − 0.3 V to BST2 + 0.3 V
DL1, DL2 to PGND	−0.3 V to PV + 0.3 V
PGND to GND	±2 V
LDOSD, SYNC, FREQ, COMP1, COMP2, SS1, SS2, FB1, FB2, VREG, PV, POK1, POK2, TRK1, TRK2	−0.3 V to +6 V
θ_{JA} 4-Layer (JEDEC Standard Board)[1, 2]	45°C/W
Operating Ambient Temperature Range	−40°C < T_A < +85°C
Operating Junction Temperature Range[3]	−55°C < T_J < +125°C
Storage Temperature Range	−65°C to +150°C

[1] Measured with exposed pad attached to PCB.

[2] Junction-to-ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is application and board-layout dependent. In applications where high maximum power dissipation exists, attention to thermal dissipation issues in board design is required. For more information, refer to the AN-772 Application Note, *A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)*.

[3] In applications where high power dissipation and poor package thermal resistance are present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A_MAX}) is dependent on the maximum operating junction temperature ($T_{J\_MAX\_OP}$ = 125°C), the maximum power dissipation of the device in the application (P_{D_MAX}), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), and is given by: $T_{A\_MAX} = T_{J\_MAX\_OP} − (\theta_{JA} \times P_{D\_MAX})$.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

FUNCTIONAL BLOCK DIAGRAM

Figure 2.

05936-002

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

NOTES
1. CONNECT THE EXPOSED PAD TO THE GROUND PLANE.

Figure 3. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	FB1	Feedback Voltage Input for Channel 1. Connect a resistor divider from the buck regulator output to GND and tie the tap to FB1 to set the output voltage.
2	SYNC	Frequency Synchronization Input. Accepts external signal between 600 kHz and 1.2 MHz or between 1.2 MHz and 2 MHz depending on whether FREQ is low or high, respectively. Connect SYNC to ground if not used.
3	FREQ	Frequency Select Input. Low for 300 kHz or high for 600 kHz.
4	GND	Ground. Connect to a ground plane directly beneath the ADP1823. Tie the bottom of the feedback dividers to this GND.
5	UV2	Input to the POK2 Undervoltage and Overvoltage Comparators. For the default thresholds, connect UV2 directly to FB2. For some tracking applications, connect UV2 to an extra tap on the FB2 voltage divider string.
6	FB2	Feedback Voltage Input for Channel 2. Connect a resistor divider from the buck regulator output to GND and tie the tap to FB2 to set the output voltage.
7	COMP2	Error Amplifier Output for Channel 2. Connect an RC network from COMP2 to FB2 to compensate Channel 2.
8	TRK2	Tracking Input for Channel 2. To track a master voltage, drive TRK2 from a voltage divider to the master voltage. If the tracking function is not used, connect TRK2 to VREG.
9	SS2	Soft Start Control Input. Connect a capacitor from SS2 to GND to set the soft start period.
10	POK2	Open-Drain Power OK Output for Channel 2. Sinks current when UV2 is out of regulation. Connect a pull-up resistor from POK2 to VREG.
11	BST2	Boost Capacitor Input for Channel 2. Powers the high-side gate driver, DH2. Connect a 0.22 μF to 0.47 μF ceramic capacitor from BST2 to SW2 and a Schottky diode from PV to BST2.
12	DH2	High-Side (Switch) Gate Driver Output for Channel 2.
13	SW2	Switch Node Connection for Channel 2.
14	CSL2	Current Sense Comparator Inverting Input for Channel 2. Connect a resistor between CSL2 and SW2 to set the current-limit offset.
15	PGND2	Ground for Channel 2 Gate Driver. Connect to a ground plane directly beneath the ADP1823.
16	DL2	Low-Side (Synchronous Rectifier) Gate Driver Output for Channel 2.
17	PV	Positive Input Voltage for Gate Driver DL1 and Gate Driver DL2. Connect PV to VREG and bypass to ground with a 1 μF capacitor.
18	DL1	Low-Side (Synchronous Rectifier) Gate Driver Output for Channel 1.
19	PGND1	Ground for Channel 1 Gate Driver. Connect to a ground plane directly beneath the ADP1823.
20	CSL1	Current Sense Comparator Inverting Input for Channel 1. Connect a resistor between CSL1 and SW1 to set the current-limit offset.
21	SW1	Switch Node Connection for Channel 1.
22	DH1	High-Side (Switch) Gate Driver Output for Channel 1.
23	BST1	Boost Capacitor Input for Channel 1. Powers the high-side gate driver, DH1. Connect a 0.22 μF to 0.47 μF ceramic capacitor from BST1 to SW1 and a Schottky diode from PV to BST1.

| Pin No.	Mnemonic	Description
24	POK1	Open-Drain Power OK Output for Channel 1. Sinks current when FB1 is out of regulation. Connect a pull-up resistor from POK1 to VREG.
25	EN1	Enable Input for Channel 1. Drive EN1 high to turn on the Channel 1 controller, and drive it low to turn off the Channel 1 controller. Enabling starts the internal LDO. Tie to IN for automatic startup.
26	EN2	Enable Input for Channel 2. Drive EN2 high to turn on the Channel 2 controller, and drive it low to turn off the Channel 2 controller. Enabling starts the internal LDO. Tie to IN for automatic startup.
27	LDOSD	LDO Shutdown Input. Only used to shut down the LDO in those applications where IN is tied directly to VREG. Otherwise, connect LDOSD to GND or leave it open because it has an internal 100 kΩ pull-down resistor.
28	IN	Input Supply to the Internal Linear Regulator. Drive IN with 5.5 V to 20 V to power the ADP1823 from the LDO. For input voltages between 3.7 V and 5.5 V, tie IN to VREG and PV.
29	VREG	Output of the Internal Linear Regulator (LDO). The internal circuitry and gate drivers are powered from VREG. Bypass VREG to the ground plane with a 1 µF ceramic capacitor.
30	SS1	Soft Start Control Input. Connect a capacitor from SS1 to GND to set the soft start period.
31	TRK1	Tracking Input for Channel 1. To track a master voltage, drive TRK1 from a voltage divider to the master voltage. If the tracking function is not used, connect TRK1 to VREG.
32	COMP1	Error Amplifier Output for Channel 1. Connect an RC network from COMP1 to FB1 to compensate Channel 1.
0	EPAD	Exposed Pad. Connect the exposed pad to the ground plane.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. Efficiency vs. Load Current, V_{OUT} = 1.8 V, 300 kHz Switching

Figure 7. Efficiency vs. Load Current, V_{IN} = 12 V, V_{OUT} = 1.8 V

Figure 5. Efficiency vs. Load Current, V_{IN} = 12 V, 300 kHz Switching

Figure 8. VREG Voltage vs. Temperature

Figure 6. Efficiency vs. Load Current, V_{IN} = 5 V, V_{OUT} = 1.8 V

Figure 9. VREG vs. Input Voltage, 10 mA Load

Rev. E | Page 9 of 32

Figure 10. VREG vs. Load Current, V_{IN} = 12 V

Figure 11. VREG Current-Limit Foldback

Figure 12. VREG Output During Normal Operation

Figure 13. Feedback Voltage vs. Temperature, V_{IN} = 12 V

Figure 14. Switching Frequency vs. Temperature, V_{IN} = 12 V

Figure 15. Supply Current vs. Supply Voltage

Figure 16. 1.5 A to 15 A Load Transient Response, V_{IN} = 12 V

Figure 17. Output Short-Circuit Response

Figure 18. Out-of-Phase Switching, Internal Oscillator

Figure 19. Out-of-Phase Switching, External 1 MHz Clock

Figure 20. Out-of-Phase Switching, External 2 MHz Clock

Figure 21. Enable Pin Response, V_{IN} = 12 V

Rev. E | Page 11 of 32

Figure 22. Power-On Response, EN Tied to V$_{IN}$

Figure 24. Coincident Voltage Tracking Response

Figure 23. Output Voltage Tracking Response

THEORY OF OPERATION

The ADP1823 is a dual, synchronous, PWM buck controller capable of generating output voltages down to 0.6 V and output currents in the tens of amps. The switching of the regulators is interleaved for reduced current ripple. It is ideal for a wide range of applications, such as DSP and processor core input/ output supplies, general-purpose power in telecommunications, medical imaging, gaming, PCs, set-top boxes, and industrial controls. The ADP1823 controller operates directly from 3.7 V to 20 V, and the power stage input voltage range is 1 V to 24 V, which applies directly to the drain of the high-side external power MOSFET. It includes fully integrated MOSFET gate drivers and a linear regulator for internal and gate drive bias.

The ADP1823 operates at a fixed 300 kHz or 600 kHz switching frequency. The ADP1823 can also be synchronized to an external clock to switch at up to 1 MHz per channel. The ADP1823 includes soft start to prevent inrush current during startup, as well as a unique adjustable lossless current limit.

The ADP1823 offers flexible tracking for startup and shutdown sequencing. It is specified over the −40°C to +125°C temperature range and is available in a space-saving, 5 mm × 5 mm, 32-lead LFCSP.

INPUT POWER

The ADP1823 is powered from the IN pin up to 20 V. The internal low dropout linear regulator, VREG, regulates the IN voltage down to 5 V. The control circuits, gate drivers, and external boost capacitors operate from the LDO output. Tie the PV pin to VREG and bypass VREG with a 1 µF or greater capacitor.

The ADP1823 phase shifts the switching of the two step-down converters by 180°, thereby reducing the input ripple current. The phase shift reduces the size and cost of the input capacitors. The input voltage should be bypassed with a capacitor close to the high-side switch MOSFETs (see the Selecting the Input Capacitor section). In addition, a minimum 0.1 µF ceramic capacitor should be placed as close as possible to the IN pin.

The VREG output is sensed by the undervoltage lockout (UVLO) circuit to be certain that enough voltage headroom is available to run the controllers and gate drivers. As VREG rises above about 2.7 V, the controllers are enabled. The IN voltage is not directly monitored by UVLO. If the IN voltage is insufficient to allow VREG to be above the UVLO threshold, the controllers are disabled but the LDO continues to operate. The LDO is enabled whenever either EN1 or EN2 is high, even if VREG is below the UVLO threshold.

If the desired input voltage is between 3.7 V and 5.5 V, connect IN directly to the VREG pin and the PV pin, and drive LDOSD high to disable the internal regulator. The ADP1823 requires that the voltage at VREG and PV be limited to no more than 5.5 V, which is the only application where the LDOSD pin is

used. Otherwise, it should be grounded or left open. LDOSD has an internal 100 kΩ pull-down resistor.

Although IN is limited to 20 V, the switching stage can run from up to 24 V, and the BST pins can go to 30 V to support the gate drive. Dissipation on the ADP1823 can be limited by running IN from a low voltage rail while operating the switches from the high voltage rail.

START-UP LOGIC

The ADP1823 features independent enable inputs for each channel. Drive EN1 or EN2 high to enable their respective controllers. The LDO starts when either channel is enabled. When both controllers are disabled, the LDO is disabled and the IN quiescent current drops to about 10 µA. For automatic startup, connect EN1 and/or EN2 to IN. The enable pins are 20 V compliant, but they sink current through an internal 100 kΩ resistor when the EN pin voltage exceeds about 5 V.

INTERNAL LINEAR REGULATOR

The internal linear regulator, VREG, is low dropout, which means it can regulate its output voltage close to the input voltage. VREG powers up the internal control and provides bias for the gate drivers. It is guaranteed to have more than 100 mA of output current capability, which is sufficient to handle the gate drive requirements of typical logic threshold MOSFETs driven at up to 1 MHz. VREG should always be bypassed with a 1 µF or greater capacitor.

Because the LDO supplies the gate drive current, the output of VREG is subject to sharp transient currents as the drivers switch and the boost capacitors recharge during each switching cycle. The LDO has been optimized to handle these transients without overload faults. Due to the gate drive loading, using the VREG output for other auxiliary system loads is not recommended.

The LDO includes a current limit well above the expected maximum gate drive load. This current limit also includes a short-circuit foldback to further limit the VREG current in the event of a fault.

OSCILLATOR AND SYNCHRONIZATION

The ADP1823 internal oscillator can be set to either 300 kHz or 600 kHz. Drive the FREQ pin low for 300 kHz; drive it high for 600 kHz. The oscillator generates a start clock for each switching phase and generates the internal ramp voltages for the PWM modulation.

The SYNC input is used to synchronize the converter switching frequency to an external signal. The SYNC input should be driven with twice the desired switching frequency, as the SYNC input is divided by 2, and the resulting phases are used to clock the two channels alternately.

If FREQ is driven low, the recommended SYNC input frequency is between 600 kHz and 1.2 MHz. If FREQ is driven high, the recommended SYNC frequency is between 1.2 MHz and 2 MHz. The FREQ setting should be carefully observed for these SYNC frequency ranges, because the PWM voltage ramp scales down from about 1.3 V based on the percentage of frequency overdrive. Driving SYNC faster than recommended for the FREQ setting results in a small ramp signal, which could affect the signal-to-noise ratio and the modulator gain and stability.

When an external clock is detected at the first SYNC edge, the internal oscillator is reset and clock control shifts to SYNC. The SYNC edges then trigger subsequent clocking of the PWM outputs. The DH rising edges appear about 400 ns after the corresponding SYNC edge, and the frequency is locked to the external signal. Depending on the start-up conditions of Channel 1 and Channel 2, either Channel 1 or Channel 2 can be the first channel synchronized to the rising edge of the SYNC clock. If the external SYNC signal disappears during operation, the ADP1823 reverts to its internal oscillator and experiences a delay of no more than a single cycle of the internal oscillator.

ERROR AMPLIFIER

The ADP1823 error amplifiers are operational amplifiers. The ADP1823 senses the output voltages through external resistor dividers at the FB1 and FB2 pins. The FB pins are the inverting inputs to the error amplifiers. The error amplifiers compare these feedback voltages to the internal 0.6 V reference, and the outputs of the error amplifiers appear at the COMP1 and COMP2 pins. The COMP pin voltages then directly control the duty cycle of each respective switching converter.

A series/parallel RC network is tied between the FB pins and their respective COMP pins to provide the compensation for the buck converter control loops. A detailed design procedure for compensating the system is provided in the Compensating the Voltage Mode Buck Regulator section.

The error amplifier outputs are clamped between a lower limit of about 0.7 V and a higher limit of about 2.4 V. When the COMP pins are low, the switching duty cycle goes to 0%, and when the COMP pins are high, the switching duty cycle goes to the maximum.

The SS and TRK pins are auxiliary positive inputs to the error amplifiers. Whichever has the lowest voltage, SS, TRK, or the internal 0.6 V reference controls the FB pin voltage and thus the output. Therefore, if two or more of these inputs are close to each other, a small offset is imposed on the error amplifier. For example, if TRK approaches the 0.6 V reference, the FB sees about 18 mV of negative offset at room temperature. For this reason, the soft start pins have a built-in negative offset and they charge to 0.8 V. If the TRK pins are not used, they should be tied high to VREG.

SOFT START

The ADP1823 employs a programmable soft start that reduces input current transients and prevents output overshoot. The SS1 and SS2 pins drive auxiliary positive inputs to their respective error amplifiers, thus the voltage at these pins regulates the voltage at their respective feedback control pins.

Program soft start by connecting capacitors from SS1 and SS2 to GND. When starting up, the capacitor charges from an internal 90 kΩ resistor to 0.8 V. The regulator output voltage rises with the voltage at its respective soft start pin, allowing the output voltage to rise slowly, reducing inrush current. See the Soft Start section in the Applications Information section for more information.

When a controller is disabled or experiences a current fault, the soft start capacitor discharges through an internal 6 kΩ resistor, so that at restart or recovery from fault, the output voltage soft starts again.

POWER OK INDICATOR

The ADP1823 features open-drain, power OK outputs, POK1 and POK2, which sink current when their respective output voltages drop, typically 8% below the nominal regulation voltage. The POK pins also go low for overvoltage of typically 25%. Use this output as a logical power-good signal by connecting pull-up resistors from POK1 and POK2 to VREG.

The POK1 comparator directly monitors FB1, and the threshold is fixed at 550 mV for undervoltage and 750 mV for overvoltage. However, the POK2 undervoltage and overvoltage comparator input is connected to UV2 rather than FB2. For the default thresholds at FB2, connect UV2 directly to FB2.

In a ratiometric tracking configuration, however, Channel 2 can be configured to be a fraction of a master voltage, and thus FB2 is regulated to a voltage lower than the 0.6 V internal reference. In this configuration, UV2 can be tied to a different tap on the feedback divider, allowing a POK2 indication at an appropriate output voltage threshold. See the Setting the Channel 2 Undervoltage Threshold for Ratiometric Tracking section.

TRACKING

The ADP1823 features tracking inputs, TRK1 and TRK2, which make the output voltages track another master voltage. Voltage tracking is especially useful in core and input/output voltage sequencing applications where one output of the ADP1823 can be set to track and not exceed the other, or in other multiple output systems where specific sequencing is required.

The internal error amplifiers include three positive inputs, the internal 0.6 V reference voltage and their respective SS and TRK pins. The error amplifiers regulate the FB pins to the lowest of the three inputs. To track a supply voltage, tie the TRK pin to a resistor divider from the voltage to be tracked. See the Voltage Tracking section.

MOSFET DRIVERS

The DH1 and DH2 pins drive the high-side switch MOSFETs. These boosted 5 V gate drivers are powered by bootstrap capacitor circuits. This configuration allows the high-side, N-channel MOSFET gate to be driven above the input voltage, allowing full enhancement and a low voltage drop across the MOSFET. The bootstrap capacitors are connected from the SW pins to their respective BST pins. The bootstrap Schottky diodes from the PV pin to the BST pins recharge the bootstrap capacitors every time the SW nodes go low. Use a bootstrap capacitor value greater than 100× the high-side MOSFET input capacitance.

In practice, the switch node can run up to 24 V of input voltage, and the boost nodes can operate more than 5 V above this to allow full gate drive. The IN pin can be run from 3.7 V to 20 V, which can provide an advantage, for example, in the case of high frequency operation from very high input voltage. Dissipation on the ADP1823 can be limited by running IN from a lower voltage rail while operating the switches from the high voltage rail.

The switching cycle is initiated by the internal clock signal. The high-side MOSFET is turned on by the DH driver, and the SW node goes high, pulling up on the inductor. When the internally generated ramp signal crosses the COMP pin voltage, the switch MOSFET is turned off and the low-side synchronous rectifier MOSFET is turned on by the DL driver. Active break-before-make circuitry, as well as a supplemental fixed dead time, are used to prevent cross-conduction in the switches.

The DL1 and DL2 pins provide gate drive for the low-side MOSFET synchronous rectifiers. Internal circuitry monitors the external MOSFETs to ensure break-before-make switching to prevent cross-conduction. An active dead time reduction circuit reduces the break-before-make time of the switching to limit the losses due to current flowing through the synchronous rectifier body diode.

The PV pin provides power to the low-side drivers. It is limited to 5.5 V maximum input and should have a local decoupling capacitor.

The synchronous rectifiers are turned on for a minimum time of about 200 ns on every switching cycle to sense the current. This minimum on time and the nonoverlap dead times put a limit on the maximum high-side switch duty cycle based on the selected switching frequency. Typically, this is about 90% at 300 kHz switching, and at 1 MHz switching, it reduces to about 70% maximum duty cycle.

Because the two channels are 180° out of phase, if one is operating around 50% duty cycle, it is common for it to jitter when the other channel starts switching. The magnitude of the jitter depends somewhat on layout, but it is difficult to avoid in practice.

When the ADP1823 is disabled, the drivers shut off the external MOSFETs, so that the SW node becomes three-stated or changes to high impedance.

CURRENT LIMIT

The ADP1823 employs a unique, programmable, cycle-by-cycle lossless current-limit circuit that uses a small, ordinary, inexpensive resistor to set the threshold. Every switching cycle, the synchronous rectifier turns on for a minimum time and the voltage drop across the MOSFET R_{DSON} is measured during the off cycle to determine whether the current is too high.

This measurement is done by an internal current-limit comparator and an external current-limit set resistor. The resistor is connected between the switch node (that is, the drain of the rectifier MOSFET) and the CSL pin. The CSL pin, which is the inverting input of the comparator, forces 50 μA through the resistor to create an offset voltage drop across it.

When the inductor current is flowing in the MOSFET rectifier, its drain is forced below PGND by the voltage drop across its R_{DSON}. If the R_{DSON} voltage drop exceeds the preset drop on the external resistor, the inverting comparator input is similarly forced below PGND and an overcurrent fault is flagged.

The normal transient ringing on the switch node is ignored for 100 ns after the synchronous rectifier turns on; therefore, the overcurrent condition must also persist for 100 ns in order for a fault to be flagged.

When an overcurrent event occurs, the overcurrent comparator prevents switching cycles until the rectifier current has decayed below the threshold. The overcurrent comparator is blanked for the first 100 ns of the synchronous rectifier cycle to prevent switch node ringing from falsely tripping the current limit. The ADP1823 senses the current limit during the off cycle. When the current-limit condition occurs, the ADP1823 resets the internal clock until the overcurrent condition disappears. The ADP1823 suppresses the start clock cycles until the overload condition is removed. At the same time, the SS capacitor is discharged through a 6 kΩ resistor. The SS input is an auxiliary positive input of the error amplifier, so it behaves like another voltage reference. The lowest reference voltage wins.

Discharging the SS voltage causes the converter to use a lower voltage reference when switching is allowed again. Therefore, as switching cycles continue around the current limit, the output looks roughly like a constant current source due to the rectifier limit, and the output voltage droops as the load resistance decreases. In the event of a short circuit, the short-circuit output current is the current limit set by the R_{CL} resistor and is monitored cycle by cycle. When the overcurrent condition is removed, operation resumes in soft start mode.

In the event of a short circuit, the ADP1823 also offers a technique for implementing a current-limit foldback with the use of an additional resistor. See the Setting the Current Limit section for more information.

APPLICATIONS INFORMATION

SELECTING THE INPUT CAPACITOR

The input current to a buck converter is a pulse waveform. It is zero when the high-side switch is off and approximately equal to the load current when it is on. The input capacitor carries the input ripple current, allowing the input power source to supply only the dc current. The input capacitor needs sufficient ripple current rating to handle the input ripple and ESR that is low enough to mitigate input voltage ripple. For the usual current ranges for these converters, good practice is to use two parallel capacitors placed close to the drains of the high-side switch MOSFETs, one bulk capacitor of sufficiently high current rating as calculated in Equation 1, along with a 10 μF ceramic capacitor.

Select an input bulk capacitor based on its ripple current rating. If both Channel 1 and Channel 2 maximum output load currents are about the same, the input ripple current is less than half of the higher of the output load currents. In this case, use an input capacitor with a ripple current rating greater than half of the highest load current.

$$I_{RIPPLE} > \frac{I_L}{2} \tag{1}$$

If the Output 1 and Output 2 load currents are significantly different (if the smaller is less than 50% of the larger), the procedure in Equation 1 yields a larger input capacitor than required. In this case, the input capacitor can be chosen as in the case of a single phase converter with only the higher load current; therefore, first determine the duty cycle of the output with the larger load current.

$$D = \frac{V_{OUT}}{V_{IN}} \tag{2}$$

In this case, the input capacitor ripple current is approximately

$$I_{RIPPLE} \approx I_L \sqrt{D(1 - D)} \tag{3}$$

where:

I_L is the maximum inductor or load current for the channel.
D is the duty cycle.

Use this method to determine the input capacitor ripple current rating for duty cycles between 20% and 80%.

For duty cycles less than 20% or greater than 80%, use an input capacitor with a ripple current rating of $I_{RIPPLE} > 0.4\ I_L$.

Selecting the Output LC Filter

The output LC filter attenuates the switching voltage, making the output an almost dc voltage. The output LC filter characteristics determine the residual output ripple voltage.

Choose an inductor value such that the inductor ripple current is approximately 1/3 of the maximum dc output load current. Using a larger value inductor results in a physical size larger than is required, and using a smaller value results in increased losses in the inductor and MOSFETs.

Choose the inductor value by

$$L = \frac{V_{IN} - V_{OUT}}{\Delta I_L\ f_{SW}} \left(\frac{V_{OUT}}{V_{IN}} \right) \tag{4}$$

where:

L is the inductor value.
f_{SW} is the switching frequency.
V_{OUT} is the output voltage.
V_{IN} is the input voltage.
ΔI_L is the inductor ripple current, typically 1/3 of the maximum dc load current.

Choose the output bulk capacitor to set the desired output voltage ripple. The impedance of the output capacitor at the switching frequency multiplied by the ripple current gives the output voltage ripple. The impedance is made up of the capacitive impedance plus the nonideal parasitic characteristics, the equivalent series resistance (ESR), and the equivalent series inductance (ESL). The output voltage ripple can be approximated with

$$\Delta V_{OUT} = \Delta I_L \left(ESR + \frac{1}{8 f_{SW} C_{OUT}} + 4 f_{SW}\ ESL \right) \tag{5}$$

where:

ΔV_{OUT} is the output ripple voltage.
ΔI_L is the inductor ripple current.
ESR is the equivalent series resistance of the output capacitor (or the parallel combination of ESR of all output capacitors).
ESL is the equivalent series inductance of the output capacitor (or the parallel combination of ESL of all capacitors).

Note that the factors of 8 and 4 in Equation 5 would normally be 2π for sinusoidal waveforms, but the ripple current waveform in this application is triangular. Parallel combinations of different types of capacitors, for example, a large aluminum electrolytic in parallel with MLCCs, may give different results.

Usually, the impedance is dominated by ESR at the switching frequency, as stated in the maximum ESR rating on the capacitor data sheet, so this equation reduces to

$$\Delta V_{OUT} \cong \Delta I_L\ ESR \tag{6}$$

Electrolytic capacitors have significant ESL also, on the order of 5 nH to 20 nH, depending on type, size, and geometry, and PCB traces contribute some ESR and ESL as well. However, using the maximum ESR rating from the capacitor data sheet usually provides some margin such that measuring the ESL is not usually required.

In the case of output capacitors where the impedance of the ESR and ESL are small at the switching frequency, for instance, where the output capacitor is a bank of parallel MLCC capacitors, the capacitive impedance dominates and the ripple equation reduces to

$$\Delta V_{OUT} \cong \frac{\Delta I_L}{8\,C_{OUT}\,f_{SW}} \qquad (7)$$

Make sure that the ripple current rating of the output capacitors is greater than the maximum inductor ripple current.

During a load step transient on the output, the output capacitor supplies the load until the control loop has a chance to ramp the inductor current. This initial output voltage deviation due to a change in load is dependent on the output capacitor characteristics. Again, usually the capacitor ESR dominates this response, and the ΔV_{OUT} in Equation 6 can be used with the load step current value for ΔI_L.

SELECTING THE MOSFETs

The choice of MOSFET directly affects the dc-to-dc converter performance. The MOSFET must have low on resistance (R_{DSON}) to reduce I^2R losses and low gate charge to reduce switching losses. In addition, the MOSFET must have low thermal resistance to ensure that the power dissipated in the MOSFET does not result in overheating.

The power switch, or high-side MOSFET, carries the load current during the PWM on time, carries the transition loss of the switching behavior, and requires gate charge drive to switch. Typically, the smaller the MOSFET R_{DSON}, the higher the gate charge and vice versa. Therefore, it is important to choose a high-side MOSFET that balances those two losses. The conduction loss of the high-side MOSFET is determined by

$$P_C \cong I_L^2 R_{DSON} \frac{V_{OUT}}{V_{IN}} \qquad (8)$$

where:
P_C is the conduction power loss.
R_{DSON} is the MOSFET on resistance.

The gate charge losses are dissipated by the ADP1823 regulator and gate drivers and affect the efficiency of the system. The gate charge loss is approximated by

$$P_G \cong V_{IN} Q_G f_{SW} \qquad (9)$$

where:
P_G is the gate charge power.
Q_G is the MOSFET total gate charge.
f_{SW} is the converter switching frequency.

Making the conduction losses balance the gate charge losses usually yields the most efficient choice.

Furthermore, the high-side MOSFET transition loss is approximated by

$$P_T \cong \frac{V_{IN} I_L (t_R + t_F) f_{SW}}{2} \qquad (10)$$

where t_R and t_F are the rise and fall times of the selected MOSFET as stated in the MOSFET data sheet.

The total power dissipation of the high-side MOSFET is the sum of the previous losses.

$$P_D = P_C + P_G + P_T \qquad (11)$$

where P_D is the total high-side MOSFET power loss. This dissipation heats the high-side MOSFET.

The conduction losses may need an adjustment to account for the MOSFET R_{DSON} variation with temperature. Note that MOSFET R_{DSON} increases with increasing temperature. The MOSFET data sheet should list the thermal resistance of the package, θ_{JA}, along with a normalized curve of the temperature coefficient of R_{DSON}. For the power dissipation estimated, calculate the MOSFET junction temperature rise over the ambient temperature of interest.

$$T_J = T_A + \theta_{JA} P_D \qquad (12)$$

Next, calculate the new R_{DSON} from the temperature coefficient curve and the R_{DSON} specification at 25°C. A typical value of the temperature coefficient (TC) of R_{DSON} is 0.004/°C; therefore, an alternate method to calculate the MOSFET R_{DSON} at a second temperature, T_J, is

$$R_{DSON} \text{ at } T_J = R_{DSON} \text{ at } 25°C(1 + TC(T_J - 25°C)) \qquad (13)$$

Then the conduction losses can be recalculated and the procedure iterated once or twice until the junction temperature calculations are relatively consistent.

The synchronous rectifier, or low-side MOSFET, carries the inductor current when the high-side MOSFET is off. For high input voltage and low output voltage, the low-side MOSFET carries the current most of the time, and therefore, to achieve high efficiency it is critical to optimize the low-side MOSFET for small on resistance. In cases where the power loss exceeds the MOSFET rating, or lower resistance is required than is available in a single MOSFET, connect multiple low-side MOSFETs in parallel. The equation for low-side MOSFET power loss is

$$P_{LS} \cong I_L^2 R_{DSON} \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \qquad (14)$$

where:
P_{LS} is the low-side MOSFET on resistance.
R_{DSON} is the parallel combination of the resistances of the low-side MOSFETs.

Check the gate charge losses of the synchronous rectifier(s) using the P_G equation (Equation 9) to make sure they are reasonable.

SETTING THE CURRENT LIMIT

The current-limit comparator measures the voltage across the low-side MOSFET to determine the load current.

The current limit is set through the current-limit resistor, R_{CL}. The current sense pins, CSL1 and CSL2, source 50 μA through their respective R_{CL}. This current source creates an offset voltage of R_{CL} multiplied by the 50 μA CSL current. When the drop across the low-side MOSFET R_{DSON} is equal to or greater than this offset voltage, the ADP1823 flags a current-limit event.

Because the CSL current and the MOSFET R_{DSON} vary over process and temperature, the minimum current limit should be set to ensure that the system can handle the maximum desired load current. To do this, use the peak current in the inductor, which is the desired current-limit level plus the ripple current, the maximum R_{DSON} of the MOSFET at its highest expected temperature, and the minimum CSL current.

$$R_{CL} = \frac{I_{LPK} \; R_{DSON(MAX)}}{44 \, \mu A} \qquad (15)$$

where I_{LPK} is the peak inductor current.

In addition, the ADP1823 offers a technique for implementing a current-limit foldback in the event of a short circuit with the use of an additional resistor, as shown in Figure 25. Resistor R_{LO} is largely responsible for setting the foldback current limit during a short circuit, and R_{HI} is mainly responsible for setting up the normal current limit. R_{LO} is lower than R_{HI}. These current-limit sense resistors can be calculated by

$$R_{LO} = \frac{I_{PKFOLDBACK} R_{DSON(MAX)}}{44 \, \mu A} \qquad (16)$$

$$R_{HI} = \frac{V_{OUT}}{I_{LPK} \dfrac{R_{DSON(MAX)}}{R_{LO}} - 44 \, \mu A} \qquad (17)$$

where:

$I_{PKFOLDBACK}$ is the desired short-circuit peak inductor current limit.
I_{LPK} is the peak inductor current limit during normal operation (also used in Equation 15).

Figure 25. Short-Circuit Current Foldback Scheme

Because the buck converters are usually running fairly high current, PCB layout and component placement may affect the current-limit setting. An iteration of the R_{CL} or R_{LO} and R_{HI} values may be required for a particular board layout and MOSFET selection. If alternate MOSFETs are substituted at some point in production, these resistor values may also need an iteration.

FEEDBACK VOLTAGE DIVIDER

The output regulation voltage is set through the feedback voltage divider. The output voltage is reduced through the voltage divider and drives the FB feedback input. The regulation threshold at FB is 0.6 V. The maximum input bias current into FB is 100 nA. For a 0.15% degradation in regulation voltage and with 100 nA bias current, the low-side resistor, R_{BOT}, needs to be less than 9 kΩ, which results in 67 μA of divider current. For R_{BOT}, use 1 kΩ to 10 kΩ. A larger value resistor can be used but results in a reduction in output voltage accuracy due to the input bias current at the FB pin, whereas lower values cause increased quiescent current consumption. Choose R_{TOP} to set the output voltage by using the following equation:

$$R_{TOP} = R_{BOT} \left(\frac{V_{OUT} - V_{FB}}{V_{FB}} \right) \qquad (18)$$

where:

R_{TOP} is the high-side voltage divider resistance.
R_{BOT} is the low-side voltage divider resistance.
V_{OUT} is the regulated output voltage.
V_{FB} is the feedback regulation threshold, 0.6 V.

COMPENSATING THE VOLTAGE MODE BUCK REGULATOR

Assuming the LC filter design is complete, the feedback control system can then be compensated. Good compensation is critical to proper operation of the regulator. Calculate the quantities in Equation 19 through Equation 47 to derive the compensation values. The goal is to guarantee that the voltage gain of the buck converter crosses unity at a slope that provides adequate phase margin for stable operation. Additionally, at frequencies above the crossover frequency, f_{CO}, guaranteeing sufficient gain margin and attenuation of switching noise are important secondary goals. For initial practical designs, a good choice for the crossover frequency is one tenth of the switching frequency.

First calculate

$$f_{CO} = \frac{f_{SW}}{10} \tag{19}$$

This gives sufficient frequency range to design a compensation that attenuates switching artifacts, while also giving sufficient control loop bandwidth to provide good transient response.

The output LC filter is a resonant network that inflicts two poles upon the response at a frequency f_{LC}, so next calculate

$$f_{LC} = \frac{1}{2\pi \sqrt{LC}} \tag{20}$$

Generally, the LC corner frequency is about two orders of magnitude below the switching frequency, and, therefore, about one order of magnitude below crossover. To achieve sufficient phase margin at crossover to guarantee stability, the design must compensate for the two poles at the LC corner frequency with two zeros to boost the system phase prior to crossover. The two zeros require an additional pole or two above the crossover frequency to guarantee adequate gain margin and attenuation of switching noise at high frequencies.

Depending on component selection, one zero may already be generated by the equivalent series resistance (ESR) of the output capacitor. Calculate this zero corner frequency, f_{ESR}, as

$$f_{ESR} = \frac{1}{2\pi R_{ESR} C_{OUT}} \tag{21}$$

Figure 26 shows a typical Bode plot of the LC filter by itself.

The gain of the LC filter at crossover can be linearly approximated from Figure 26 as

$$A_{FILTER} = A_{LC} + A_{ESR}$$

$$A_{FILTER} = -40 \text{ dB} \times \log\left(\frac{f_{ESR}}{f_{LC}}\right) - 20 \text{ dB} \times \log\left(\frac{f_{CO}}{f_{ESR}}\right) \tag{22}$$

If $f_{ESR} \approx f_{CO}$, add another 3 dB to account for the local difference between the exact solution and the linear approximation.


Figure 26. LC Filter Bode Plot

To compensate the control loop, the gain of the system must be brought back up so that it is 0 dB at the desired crossover frequency. Some gain is provided by the PWM modulation itself.

$$A_{MOD} = 20 \log\left(\frac{V_{IN}}{V_{RAMP}}\right) \tag{23}$$

For systems using the internal oscillator, this becomes

$$A_{MOD} = 20 \log\left(\frac{V_{IN}}{1.3 \text{ V}}\right) \tag{24}$$

Note that if the converter is being synchronized, the ramp voltage, V_{RAMP}, is lower than 1.3 V by the percentage of frequency increase over the nominal setting of the FREQ pin.

$$V_{RAMP} = 1.3 \text{ V} \left(\frac{2 f_{FREQ}}{f_{SYNC}}\right) \tag{25}$$

The factor of 2 in the numerator takes into account that the SYNC frequency is divided by 2 to generate the switching frequency. For example, if the FREQ pin is set high for the 600 kHz range and a 2 MHz SYNC signal is applied, the ramp voltage is 0.78 V. The gain of the modulator is increased by 4.4 dB in this example.

The rest of the system gain is needed to reach 0 dB at crossover. The total gain of the system, therefore, is given by

$$A_T = A_{MOD} + A_{FILTER} + A_{COMP} \tag{26}$$

where:

A_{MOD} is the gain of the PWM modulator.
A_{FILTER} is the gain of the LC filter including the effects of the ESR zero.
A_{COMP} is the gain of the compensated error amplifier.

Additionally, the phase of the system must be brought back up to guarantee stability. Note from the Bode plot of the filter that the LC contributes −180° of phase shift. Additionally, because the error amplifier is an integrator at low frequency, it contributes an initial −90°. Therefore, before adding compensation or accounting for the ESR zero, the system is already down −270°. To avoid loop inversion at crossover, or −180° phase shift, a good initial practical design is to require a phase margin of 60°, which is therefore an overall phase loss of −120° from the initial low frequency dc phase. The goal of the compensation is to boost the phase back up from −270° to −120° at crossover.

Two common compensation schemes are used, which are sometimes referred to as Type II or Type III compensation, depending on whether the compensation design includes two or three poles. (Dominant pole compensation, or single pole compensation, is referred to as Type I compensation, but unfortunately, it is not very useful for dealing successfully with switching regulators.)

If the zero produced by the ESR of the output capacitor provides sufficient phase boost at crossover, Type II compensation is adequate. If the phase boost produced by the ESR of the output capacitor is not sufficient, another zero is added to the compensation network, and thus Type III is used.

In Figure 27, the location of the ESR zero corner frequency gives significantly different net phase at the crossover frequency.

Use the following guidelines for selecting between Type II and Type III compensators:

If $f_{ESRZ} \leq f_{CO}/2$, use Type II compensation.

If $f_{ESRZ} > f_{CO}/2$, use Type III compensation.

Figure 27. LC Filter Bode Plot

The following equations were used for the calculation of the compensation components as shown in Figure 28 and Figure 29:

$$f_{Z1} = \frac{1}{2\pi R_Z C_I} \tag{27}$$

$$f_{Z2} = \frac{1}{2\pi C_{FF}(R_{TOP} + R_{FF})} \tag{28}$$

$$f_{P1} = \frac{1}{2\pi R_Z \dfrac{C_I C_{HF}}{C_I + C_{HF}}} \tag{29}$$

$$f_{P2} = \frac{1}{2\pi R_{FF} C_{FF}} \tag{30}$$

where:

f_{Z1} is the zero produced in the Type II compensation.
f_{Z2} is the zero produced in the Type III compensation.
f_{P1} is the pole produced in the Type II compensation.
f_{P2} in the pole produced in the Type III compensation.

Type II Compensator

Figure 28. Type II Compensation

If the output capacitor ESR zero frequency is sufficiently low (≤½ of the crossover frequency), use the ESR to stabilize the regulator. In this case, use the circuit shown in Figure 28. Calculate the compensation resistor, R_Z, with the following equation:

$$R_Z = \frac{R_{TOP}V_{RAMP}f_{ESR}f_{CO}}{V_{IN}f_{LC}^2} \qquad (31)$$

where:

f_{CO} is chosen to be 1/10 of f_{SW}.
V_{RAMP} is 1.3 V.

Next choose the compensation capacitor to set the compensation zero, f_{Z1}, to the lesser of ¼ of the crossover frequency or ½ of the LC resonant frequency.

$$f_{Z1} = \frac{f_{CO}}{4} = \frac{f_{SW}}{40} = \frac{1}{2\pi R_Z C_I} \qquad (32)$$

or

$$f_{Z1} = \frac{f_{LC}}{2} = \frac{1}{2\pi R_Z C_I} \qquad (33)$$

Solving for C_I in Equation 32 yields

$$C_I = \frac{20}{\pi R_Z f_{SW}} \qquad (34)$$

Solving for C_I in Equation 33 yields

$$C_I = \frac{1}{\pi R_Z f_{LC}} \qquad (35)$$

Use the larger value of C_I from Equation 34 or Equation 35. Because of the finite output current drive of the error amplifier, C_I needs to be less than 10 nF. If it is larger than 10 nF, choose a larger R_{TOP} and recalculate R_Z and C_I until C_I is less than 10 nF.

Next choose the high frequency pole f_{P1} to be half of f_{SW}.

$$f_{P1} = \frac{1}{2}f_{SW} \qquad (36)$$

Because $C_{HF} \ll C_I$, Equation 29 is simplified to

$$f_{P1} = \frac{1}{2\pi R_Z C_{HF}} \qquad (37)$$

Solving for C_{HF} in Equation 36 and Equation 37 yields

$$C_{HF} = \frac{1}{\pi f_{SW}R_Z} \qquad (38)$$

Type III Compensator

Figure 29. Type III Compensation

If the output capacitor ESR zero frequency is greater than half of the crossover frequency, use a Type III compensator as shown in Figure 29. Set the poles and zeros as follows:

$$f_{P1} = f_{P2} = \frac{1}{2}f_{SW} \qquad (39)$$

$$f_{Z1} = f_{Z2} = \frac{f_{CO}}{4} = \frac{f_{SW}}{40} = \frac{1}{2\pi R_Z C_I} \qquad (40)$$

or

$$f_{Z1} = f_{Z2} = \frac{f_{LC}}{2} = \frac{1}{2\pi R_Z C_I} \qquad (41)$$

Use the lower zero frequency from Equation 40 or Equation 41. Calculate the compensator resistor, R_Z.

$$R_Z = \frac{R_{TOP}V_{RAMP}f_{Z1}f_{CO}}{V_{IN}f_{LC}^2} \qquad (42)$$

Next calculate C_I.

$$C_I = \frac{1}{2\pi R_Z f_{Z1}} \qquad (43)$$

Because of the finite output current drive of the error amplifier, C_I needs to be less than 10 nF. If it is larger than 10 nF, choose a larger R_{TOP} and recalculate R_Z and C_I until C_I is less than 10 nF.

Because $C_{HF} << C_I$, combining Equation 29 and Equation 39 yields

$$C_{HF} = \frac{1}{\pi f_{SW} R_Z} \tag{44}$$

Next calculate the feedforward capacitor, C_{FF}. Assuming $R_{FF} << R_{TOP}$, then Equation 28 is simplified to

$$f_{Z2} = \frac{1}{2\pi C_{FF} R_{TOP}} \tag{45}$$

Solving C_{FF} in Equation 45 yields

$$C_{FF} = \frac{1}{2\pi R_{TOP} f_{Z2}} \tag{46}$$

where f_{Z2} is obtained from Equation 40 or Equation 41.

The feedforward resistor, R_{FF}, can be calculated by combining Equation 30 and Equation 39.

$$R_{FF} = \frac{1}{\pi C_{FF} f_{SW}} \tag{47}$$

Check that the calculated component values are reasonable. For instance, capacitors smaller than about 10 pF should be avoided. In addition, the ADP1823 error amplifier has finite output current drive; therefore, R_Z values less than 3 kΩ and C_I values greater than 10 nF should be avoided. If necessary, recalculate the compensation network with a different starting value of R_{TOP}. If R_Z is too small and C_I is too big, start with a larger value of R_{TOP}. This compensation technique should yield a good working solution.

In general, aluminum electrolytic capacitors have high ESR; therefore, a Type II compensation is adequate. However, if several aluminum electrolytic capacitors are connected in parallel, producing a low effective ESR, Type III compensation is needed. In addition, ceramic capacitors have very low ESR, on the order of a few milliohms; therefore, Type III compensation is needed for ceramic output capacitors. Type III compensation offers better performance than Type II in terms of more low frequency gain and more phase margin and less high frequency gain at the crossover frequency.

SOFT START

The ADP1823 uses an adjustable soft start to limit the output voltage ramp-up period, thus limiting the input inrush current. The soft start is set by selecting the capacitor, C_{SS}, from SS1 and SS2 to GND. The ADP1823 charges C_{SS} to 0.8 V through an internal 90 kΩ resistor. The voltage on the soft start capacitor while it is charging is

$$V_{CSS} = 0.8\,\text{V}\left(1 - e^{\frac{t}{RC_{SS}}}\right) \tag{48}$$

The soft start period ends when the voltage on the soft start pin reaches 0.6 V. Substituting 0.6 V for V_{SS} and solving for the number of RC time constants

$$0.6\,\text{V} = 0.8\,\text{V}\left(1 - e^{\frac{t_{SS}}{90\,\text{k}\Omega\,(C_{SS})}}\right) \tag{49}$$

$$t_{SS} = 1.386\,RC_{SS} \tag{50}$$

Because R = 90 kΩ,

$$C_{SS} = t_{SS} \times 8\,\mu\text{F/s} \tag{51}$$

where t_{SS} is the desired soft start time in seconds.

VOLTAGE TRACKING

The ADP1823 includes a tracking feature that prevents an output voltage from exceeding a master voltage. This feature is especially important when the ADP1823 is powering separate power supply voltages on a single integrated circuit, such as the core and input/output voltages of a DSP or microcontroller. In these cases, improper sequencing can cause damage to the load.

The ADP1823 tracking input is an additional positive input to the error amplifier. The feedback voltage is regulated to the lower of the 0.6 V reference or the voltage at TRK; therefore, a lower voltage on TRK limits the output voltage. This feature allows implementation of two different types of tracking: coincident tracking, where the output voltage is the same as the master voltage until the master voltage reaches regulation, or ratiometric tracking, where the output voltage is limited to a fraction of the master voltage.

In all tracking configurations, the master voltage should be higher than the slave voltage.

Note that the soft start time setting of the master voltage should be longer than the soft start of the slave voltage. This forces the rise time of the master voltage to be imposed on the slave voltage. If the soft start setting of the slave voltage is longer, the slave comes up more slowly and the tracking relationship is not seen at the output. The slave channel should still have a soft start capacitor to give a small but reasonable soft start time to protect in case of a restart after a current-limit event.


Figure 30. Voltage Tracking

COINCIDENT TRACKING

The most common application is coincident tracking, used in core vs. input/output voltage sequencing and similar applications. Coincident tracking limits the slave output voltage to be the same as the master voltage until it reaches regulation. Connect the slave TRK input to a resistor divider from the master voltage that is the same as the divider used on the slave FB pin. This technique forces the slave voltage to be the same as the master voltage.

For coincident tracking, use $R_{TRKT} = R_{TOP}$ and $R_{TRKB} = R_{BOT}$, where R_{TOP} and R_{BOT} are the values chosen in the Compensating the Voltage Mode Buck Regulator section.


Figure 31. Coincident Tracking

As the master voltage rises, the slave voltage rises identically. Eventually, the slave voltage reaches its regulation voltage, where the internal reference takes over the regulation while the TRK input continues to increase and thus removes itself from influencing the output voltage. To ensure that the output voltage accuracy is not compromised by the TRK pin being too close in voltage to the 0.6 V reference, make sure that the final value of the master voltage is greater than the slave regulation voltage by at least 10%, or 60 mV as seen at the FB node. The higher the final value, the better the performance is. A difference of 60 mV between TRK and the 0.6 V reference produces about 3 mV of offset in the error amplifier, or 0.5%, at room temperature, while 100 mV between them produces only 0.6 mV or 0.1% offset.

RATIOMETRIC TRACKING

Ratiometric tracking limits the slave output voltage to a fraction of the master voltage. For example, the termination voltage for DDR memories, VTT, is set to half the VDD voltage.


Figure 32. Ratiometric Tracking

For ratiometric tracking, the simplest configuration is to tie the TRK pin of the slave channel to the FB pin of the master channel. This has the advantage of having the fewest components, but the accuracy suffers as the TRK pin voltage becomes equal to the internal reference voltage and an offset is imposed on the error amplifier of about −18 mV at room temperature.

A more accurate solution is to provide a divider from the master voltage that sets the TRK pin voltage to be something lower than 0.6 V at regulation, for example, 0.5 V. The slave channel can be viewed as having a 0.5 V external reference supplied by the master voltage.

Once this is complete, the FB divider for the slave voltage is designed as in the Compensating the Voltage Mode Buck Regulator section, except to substitute the 0.5 V reference for the V_{FB} voltage. The ratio of the slave output voltage to the master voltage is a function of the two dividers:

$$\frac{V_{OUT}}{V_{MASTER}} = \frac{\left(1 + \dfrac{R_{TOP}}{R_{BOT}}\right)}{\left(1 + \dfrac{R_{TRKT}}{R_{TRKB}}\right)} \tag{52}$$

Another option is to add another tap to the divider for the master voltage. Split the R_{BOT} resistor of the master voltage into two pieces, with the new tap at 0.5 V when the master voltage is in regulation. This technique saves one resistor, but be aware that Type III compensation on the master voltage causes the feedforward signal of the master voltage to appear at the TRK input of the slave channel.

By selecting the resistor values in the divider carefully, Equation 52 shows that the slave voltage output can be made to have a faster ramp rate than that of the master voltage by setting the TRK voltage at the slave larger than 0.6 V and R_{TRKB} greater than R_{TRKT}. Make sure that the master SS period is long enough (that is, sufficiently large SS capacitor) such that the input inrush current does not run into the current limit of the power supply during startup.

Setting the Channel 2 Undervoltage Threshold for Ratiometric Tracking

If FB2 is regulated to a voltage lower than 0.6 V by configuring TRK2 for ratiometric tracking, the Channel 2 undervoltage threshold can be set appropriately by splitting the top resistor in the voltage divider, as shown in Figure 33. R_{BOT} is the same as calculated for the compensation in Equation 52, and

$$R_{TOP} = R_A + R_B \tag{53}$$

Figure 33. Setting the Channel 2 Undervoltage Threshold

The current in all the resistors is the same.

$$\frac{V_{FB2}}{R_{BOT}} = \frac{V_{UV2} - V_{FB2}}{R_B} = \frac{V_{OUT2} - V_{UV2}}{R_A} \tag{54}$$

where:

V_{UV2} is 600 mV.
V_{FB2} is the feedback voltage value set during the ratiometric tracking calculations.
V_{OUT2} is the Channel 2 output voltage.

Solving for R_A and R_B,

$$R_A = R_{BOT} \frac{\left(V_{OUTA2} - V_{UV2}\right)}{V_{FB2}} \tag{55}$$

$$R_B = R_{BOT} \frac{\left(V_{UV2} - V_{FB2}\right)}{V_{FB2}} \tag{56}$$

THERMAL CONSIDERATIONS

The current required to drive the external MOSFETs comprises the vast majority of the power dissipation of the ADP1823. The on-chip LDO regulates down to 5 V, and this 5 V supplies the drivers. The full gate drive current passes through the LDO and is then dissipated in the gate drivers. The power dissipated on the gate drivers on the ADP1823 is

$$P_D = V_{IN} f_{SW}(Q_{DH1} + Q_{DL1} + Q_{DH2} + Q_{DL2}) \tag{57}$$

where:

V_{IN} is the voltage applied to IN.
f_{SW} is the switching frequency.
Q numbers are the total gate charge specifications from the selected MOSFET data sheets.

The power dissipation heats the ADP1823. As the switching frequency, the input voltage, and the MOSFET size increase, the power dissipation on the ADP1823 increases. Take care not to exceed the maximum junction temperature. To calculate the junction temperature from the ambient temperature and power dissipation

$$T_J = T_A + P_D \, \theta_{JA} \tag{58}$$

The thermal resistance, θ_{JA}, of the package is typically 40°C/W depending on board layout, and the maximum specified junction temperature is 125°C, which means that at a maximum ambient temperature of 85°C without airflow, the maximum dissipation allowed is about 1 W.

A thermal shutdown protection circuit on the ADP1823 shuts off the LDO and the controllers if the die temperature exceeds approximately 145°C, but this is a gross fault protection only and should not be relied upon for system reliability.

PCB LAYOUT GUIDELINES

In any switching converter, some circuit paths carry high dI/dt, which can create spikes and noise. Other circuit paths are sensitive to noise. Still others carry high dc current and can produce significant IR voltage drops. The key to proper PCB layout of a switching converter is to identify these critical paths and arrange the components and copper area accordingly. When designing PCB layouts, be sure to keep high current loops small. In addition, keep compensation and feedback components away from the switch nodes and their associated components.

The following is a list of recommended layout practices for the ADP1823, arranged by decreasing order of importance.

- The current waveform in the top and bottom FETs is a pulse with very high dI/dt; therefore, the path to, through, and from each individual FET should be as short as possible and the two paths should be commoned as much as possible. In designs that use a pair of D-Pak or SO-8 FETs on one side of the PCB, it is best to counter-rotate the two so that the switch node is on one side of the pair and the high-side drain can be bypassed to the low-side source with a suitable ceramic bypass capacitor, placed as close as possible to the FETs to minimize inductance around this loop through the FETs and capacitor. The recommended bypass ceramic capacitor values range from 1 μF to 22 μF depending upon the output current. This bypass capacitor is usually connected to a larger value bulk filter capacitor and should be grounded to the PGND plane.

- GND, the VREG bypass, the soft start capacitor, and the bottom end of the output feedback divider resistors should be tied to an (almost isolated) small AGND plane. All of these connections should have connections from the pin to the AGND plane that are as short as possible. No high current or high dI/dt signals should be connected to this AGND plane. The AGND area should be connected through one wide trace to the negative terminal of the output filter capacitors.

- The PGND pin handles high dI/dt gate drive current returning from the source of the low-side MOSFET. The voltage at this pin also establishes the 0 V reference for the overcurrent limit protection (OCP) function and the CSL pin. A small PGND plane should connect the PGND pin and the PVCC bypass capacitor through a wide and direct path to the source of the low-side MOSFET. The placement of C_{IN} is critical for controlling ground bounce. The negative terminal of C_{IN} needs to be placed very close to the source of the low-side MOSFET.

- Avoid long traces or large copper areas at the FB and CSL pins, which are low signal level inputs that are sensitive to capacitive and inductive noise pickup. It is best to position any series resistors and capacitors as close as possible to these pins. Avoid running these traces close and parallel to high dI/dt traces.

- The switch node is the noisiest place in the switcher circuit with large ac and dc voltage and current. This node should be wide to minimize resistive voltage drop. However, to minimize the generation of capacitively coupled noise, the total area should be small. Place the FETs and inductor all close together on a small copper plane to minimize series resistance and keep the copper area small.

- Gate drive traces (DH and DL) handle high dI/dt and, therefore, they tend to produce noise and ringing. They should be as short and direct as possible. If possible, avoid using feedthrough vias in the gate drive traces. If vias are needed, it is best to use two relatively large ones in parallel to reduce the peak current density and the current in each via. If the overall PCB layout is less than optimal, slowing down the gate drive slightly can be very helpful to reduce noise and ringing. It is occasionally helpful to place small value resistors (such as 5 Ω or 10 Ω) in series with the gate leads, mainly DH traces to the high-side FET gates. These can be populated with 0 Ω resistors if resistance is not needed. Note that the added gate resistance increases the switching rise and fall times and that in turn increases the switching power loss in the MOSFET.

- The negative terminal of output filter capacitors should be tied closely to the source of the low-side FET. Doing this helps to minimize voltage difference between GND and PGND at the ADP1823.

- Generally, be sure that all traces are sized according to the current to be handled as well as their sensitivity in the circuit. Standard PCB layout guidelines mainly address heating effects of current in a copper conductor. These are completely valid, but they do not fully cover other concerns, such as stray inductance or dc voltage drop. Any dc voltage differential in connections between ADP1823 GND and the converter power output ground can cause a significant output voltage error, because it affects converter output voltage according to the ratio with the 600 mV feedback reference. For example, a 6 mV offset between ground on the ADP1823 and the converter power output causes a 1% error in the converter output voltage.

LFCSP CONSIDERATIONS

The LFCSP has an exposed die paddle on the bottom that efficiently conducts heat to the PCB. To achieve the optimum performance from the LFCSP, give special consideration to the layout of the PCB. Use the following layout guidelines for the LFCSP:

- The pad pattern is given in Figure 36. The pad dimension should be followed closely for reliable solder joints while maintaining reasonable clearances to prevent solder bridging.
- The thermal pad of the LFCSP provides a low thermal impedance path to the PCB. Therefore, the PCB must be properly designed to effectively conduct the heat away from the package. This is achieved by adding thermal vias to the PCB, which provide a thermal path to the inner or bottom layers. See Figure 36 for the recommended via pattern. Note that the via diameter is small, which prevents the solder from flowing through the via and leaving voids in the thermal pad solder joint.
- Note that the thermal pad is attached to the die substrate; therefore, the planes that the thermal pad is connected to must be electrically isolated or connected to GND.
- The solder mask opening should be about 120 microns (4.7 mils) larger than the pad size, resulting in a minimum 60 microns (2.4 mils) clearance between the pad and the solder mask.
- The paste mask opening is typically designed to match the pad size used on the peripheral pads of the LFCSP. This technique should provide a reliable solder joint as long as the stencil thickness is about 0.125 mm.

- The paste mask for the thermal pad needs to be designed for the maximum coverage to effectively remove the heat from the package. However, due to the presence of thermal vias and the large size of the thermal pad, eliminating voids may not be possible. In addition, if the solder paste coverage is too large, solder joint defects may occur. Therefore, it is recommended to use multiple small openings over a single big opening in designing the paste mask. The recommended paste mask pattern is given in Figure 36. This pattern results in about 80% coverage, which should not degrade the thermal performance of the package significantly.
- The recommended paste mask stencil thickness is 0.125 mm. A laser cut stainless steel stencil with trapezoidal walls should be used.
- A no-clean, Type 3 solder paste should be used for mounting the LFCSP. In addition, a nitrogen purge during the reflow process is recommended.
- The package manufacturer recommends that the reflow temperature should not exceed 220°C and the time above liquid is less than 75 seconds. The preheat ramp should be 3°C per second or lower. The actual temperature profile depends on the board density; the assembly house must determine what works best.

APPLICATION CIRCUITS

The ADP1823 controller can be configured to regulate outputs with loads of more than 20 A if the power components, such as the inductor, MOSFETs, and the bulk capacitors, are chosen carefully to meet the power requirement. The maximum load and power dissipation are limited by the powertrain components. Figure 1 shows a typical application circuit that can drive an output load of 8 A.

Figure 34 shows an application circuit that can drive 20 A loads. Note that two low-side MOSFETs are needed to deliver the 20 A load. The bulk input and output capacitors used in this example are Sanyo OS-CON capacitors, which have low ESR and high current ripple rating. An alternative to the OS-CON capacitors

are the polymer aluminum capacitors that are available from other manufacturers, such as United Chemi-Con. Aluminum electrolytic capacitors, such as the Rubycon ZLG low-ESR series, can also be paralleled up at the input or output to meet the ripple current requirement. Because the aluminum electrolytic capacitors have higher ESR and much larger variation in capacitance over the operating temperature range, a larger bulk input and output capacitance is needed to reduce the effective ESR and suppress the current ripple. Figure 34 shows that the polymer aluminum or the aluminum electrolytic capacitors can be used at the outputs.


Figure 34. Application Circuit with 20 A Output Loads

The ADP1823 can also be configured to drive an output load of less than 1 A. Figure 35 shows a typical application circuit that drives 1.5 A and 3 A loads in all multilayer ceramic capacitor (MLCC) solutions. Notice that the two MOSFETs used in this example are dual-channel MOSFETs in a PowerPAK® SO-8

package, which reduces cost and saves layout space. An alternative to using the dual-channel SO-8 package is using two single MOSFETs in SOT-23 or TSOP-6 packages, which are low cost and small in size.


f_OSC = 600kHz
M1 TO M4: DUAL-CHANNEL SO-8 IRF7331
L2: TOKO, FDV0602-2R2M
C_OUT2: MURATA, GRM31CR60J476M

L1: SUMIDA, CDRH5D28-2R5NC
C_OUT1, C_OUT3: MURATA, GRM31CR60J107M
D1, D2: VISHAY BAT54

Figure 35. Application Circuit with All Multilayer Ceramic Capacitors (MLCC)

OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.

Figure 36. 32-Lead Lead Frame Chip Scale Package [LFCSP]
5 mm × 5 mm Body and 0.75 mm Package Height
(CP-32-7)
Dimensions shown in millimeters

ORDERING GUIDE

Model[1]	Temperature Range[2]	Package Description	Package Option
ADP1823ACPZ-R7	−40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP]	CP-32-7

[1] Z = RoHS Compliant Part.
[2] Operating junction temperature range is −40°C to +125°C.

NOTES

NOTES

NOTES

ANALOG
DEVICES

w w w . a n a l o g . c o m