

74VHC574

Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The VHC574 is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input (OE). When the OE input is HIGH, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

cuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: $t_{PD} = 5.6$ ns (typ) at $V_{CC} = 5V$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min)
- Power Down Protection is provided on all inputs
- Low Noise: $V_{OLP} = 0.6V$ (typ)
- Low Power Dissipation: $I_{CC} = 4 \mu A$ (Max) @ $T_A = 25^\circ C$
- Pin and Function Compatible with 74HC574

Ordering Code:


| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| 74VHC574M | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74VHC574SJ | M20D | Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74VHC574MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74VHC574N | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pb-Free package per JEDEC J-STD-020B.

Logic Symbol



Connection Diagram



Pin Descriptions

| Pin Names | Description |
|-----------------|-----------------------------|
| D_0-D_7 | Data Inputs |
| CP | Clock Pulse Input |
| \overline{OE} | 3-STATE Output Enable Input |
| O_0-O_7 | 3-STATE Outputs |

Functional Description


The VHC574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Truth Table

| Inputs | | | Outputs |
|--------|----|-----------------|---------|
| D_n | CP | \overline{OE} | O_n |
| H | ↗ | L | H |
| L | ↗ | L | L |
| X | X | H | Z |

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance
 ↗ = LOW-to-HIGH Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

| | |
|---|--------------------------|
| Supply Voltage (V_{CC}) | -0.5V to +7.0V |
| DC Input Voltage (V_{IN}) | -0.5V to +7.0V |
| DC Output Voltage (V_{OUT}) | -0.5V to $V_{CC} + 0.5V$ |
| Input Diode Current (I_{IK}) | -20 mA |
| Output Diode Current | ± 20 mA |
| DC Output Current (I_{OUT}) | ± 25 mA |
| DC V_{CC} /GND Current (I_{CC}) | ± 75 mA |
| Storage Temperature (T_{STG}) | -65°C to +150°C |
| Lead Temperature (T_L) (Soldering, 10 seconds) | 260°C |

Recommended Operating Conditions (Note 2)

| | |
|---|----------------|
| Supply Voltage (V_{CC}) | 2.0V to +5.5V |
| Input Voltage (V_{IN}) | 0V to +5.5V |
| Output Voltage (V_{OUT}) | 0V to V_{CC} |
| Operating Temperature (T_{OPR}) | -40°C to +85°C |
| Input Rise and Fall Time (t_r, t_f) | |
| $V_{CC} = 3.3V \pm 0.3V$ | 0 ~ 100 ns/V |
| $V_{CC} = 5.0V \pm 0.5V$ | 0 ~ 20 ns/V |

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| Symbol | Parameter | V_{CC} (V) | $T_A = 25^\circ\text{C}$ | | | $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ | | Units | Conditions |
|----------|-------------------------------------|------------------|--------------------------|-----|----------------------|---|----------------------|---------------|--|
| | | | Min | Typ | Max | Min | Max | | |
| V_{IH} | HIGH Level Input Voltage | 2.0 3.0 – 5.5 | 1.50 0.7 V_{CC} | | | 1.50 0.7 V_{CC} | | V | |
| V_{IL} | LOW Level Input Voltage | 2.0 3.0 – 5.5 | | | 0.50 0.3 V_{CC} | | 0.50 0.3 V_{CC} | V | |
| V_{OH} | HIGH Level Output Voltage | 2.0 | 1.9 | 2.0 | | 1.9 | | V | $V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -50 \mu\text{A}$ |
| | | 3.0 | 2.9 | 3.0 | | 2.9 | | | |
| | | 4.5 | 4.4 | 4.5 | | 4.4 | | V | $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ |
| | | 3.0 | 2.58 | | | 2.48 | | | |
| V_{OL} | LOW Level Output Voltage | 2.0 | | 0.0 | 0.1 | | 0.1 | V | $V_{IN} = V_{IH}$ or V_{IL} $I_{OL} = 50 \mu\text{A}$ |
| | | 3.0 | | 0.0 | 0.1 | | 0.1 | | |
| | | 4.5 | | 0.0 | 0.1 | | 0.1 | V | $I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$ |
| | | 3.0 | | | 0.36 | | 0.44 | | |
| I_{OZ} | 3-STATE Output Off-State Current | 5.5 | | | ± 0.25 | | ± 2.5 | μA | $V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND |
| | | | | | | | | | |
| I_{IN} | Input Leakage Current | 0 – 5.5 | | | ± 0.1 | | ± 1.0 | μA | $V_{IN} = 5.5V$ or GND |
| I_{CC} | Quiescent Supply Current | 5.5 | | | 4.0 | | 40.0 | μA | $V_{IN} = V_{CC}$ or GND |

Noise Characteristics

| Symbol | Parameter | V_{CC} (V) | $T_A = 25^\circ\text{C}$ | | Units | Conditions |
|-----------------------|--|-----------------|--------------------------|--------|-------|-----------------------|
| | | | Typ | Limits | | |
| V_{OLP} (Note 3) | Quiet Output Maximum Dynamic V_{OL} | 5.0 | 1.0 | 1.2 | V | $C_L = 50 \text{ pF}$ |
| V_{OLV} (Note 3) | Quiet Output Minimum Dynamic V_{OL} | 5.0 | -0.8 | -1.0 | V | $C_L = 50 \text{ pF}$ |
| V_{IHD} (Note 3) | Minimum HIGH Level Dynamic Input Voltage | 5.0 | | 3.5 | V | $C_L = 50 \text{ pF}$ |
| V_{ILD} (Note 3) | Maximum LOW Level Dynamic Input Voltage | 5.0 | | 1.5 | V | $C_L = 50 \text{ pF}$ |

Note 3: Parameter guaranteed by design.

AC Electrical Characteristics

| Symbol | Parameter | V _{CC} (V) | T _A = 25°C | | | T _A = -40°C to +85°C | | Units | Conditions | |
|-------------------|---|------------------------|-----------------------|------|------|---------------------------------|------|-------|------------------------|------------------------|
| | | | Min | Typ | Max | Min | Max | | | |
| t _{PLH} | Propagation Delay Time (CP to O _n) | 3.3 ± 0.3 | | 8.5 | 13.2 | 1.0 | 15.5 | ns | | C _L = 15 pF |
| t _{PHL} | | | | 11.0 | 16.7 | 1.0 | 19.0 | | | C _L = 50 pF |
| | | 5.0 ± 0.5 | | 5.6 | 8.6 | 1.0 | 10.0 | ns | | C _L = 15 pF |
| | | | | 7.1 | 10.6 | 1.0 | 12.0 | | | C _L = 50 pF |
| t _{PZL} | 3-STATE Output Enable Time | 3.3 ± 0.3 | | 8.2 | 12.8 | 1.0 | 15.0 | ns | R _L = 1 kΩ | C _L = 15 pF |
| t _{PZH} | | | | 10.7 | 16.3 | 1.0 | 18.5 | | | C _L = 50 pF |
| | | 5.0 ± 0.5 | | 5.9 | 9.0 | 1.0 | 10.5 | ns | | C _L = 15 pF |
| | | | | 7.4 | 11.0 | 1.0 | 12.5 | | | C _L = 50 pF |
| t _{PLZ} | 3-STATE Output Disable Time | 3.3 ± 0.3 | | 11.0 | 15.0 | 1.0 | 17.0 | ns | R _L = 1 kΩ | C _L = 50 pF |
| t _{PHZ} | | 5.0 ± 0.5 | | 7.1 | 10.1 | 1.0 | 11.5 | | | C _L = 50 pF |
| t _{OSLH} | Output to | 3.3 ± 0.3 | | | 1.5 | | 1.5 | ns | (Note 4) | C _L = 50 pF |
| t _{OSHL} | Output Skew | 5.0 ± 0.5 | | | 1.0 | | 1.0 | | | C _L = 50 pF |
| f _{MAX} | Maximum Clock Frequency | 3.3 ± 0.3 | 80 | 125 | | 65 | | MHz | | C _L = 15 pF |
| | | | 50 | 75 | | 45 | | | | C _L = 50 pF |
| | | 5.0 ± 0.5 | 130 | 180 | | 110 | | | | C _L = 15 pF |
| | | | 85 | 115 | | 75 | | | | C _L = 50 pF |
| C _{IN} | Input Capacitance | | | 4 | 10 | | 10 | pF | V _{CC} = Open | |
| C _{OUT} | Output Capacitance | | | 6 | | | | pF | V _{CC} = 5.0V | |
| C _{PD} | Power Dissipation Capacitance | | | 28 | | | | pF | (Note 5) | |


Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH\ max} - t_{PLH\ min}|$; $t_{OSHL} = |t_{PHL\ max} - t_{PHL\ min}|$

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC\ (opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 8n.


AC Operating Requirements

| Symbol | Parameter | V _{CC} (V) | T _A = 25°C | | | T _A = -40°C to +85°C | | Units |
|-------------------|--------------------------|------------------------|-----------------------|-----|-----|---------------------------------|-----|-------|
| | | | Min | Typ | Max | Min | Max | |
| t _{W(H)} | Minimum Pulse Width (CP) | 3.3 ± 0.3 | | 5.0 | | 5.0 | | ns |
| t _{W(L)} | | 5.0 ± 0.5 | | 5.0 | | 5.0 | | |
| t _S | Minimum Set-Up Time | 3.3 ± 0.3 | | 3.5 | | 3.5 | | ns |
| | | 5.0 ± 0.5 | | 3.5 | | 3.5 | | |
| t _H | Minimum Hold Time | 3.3 ± 0.3 | | 1.5 | | 1.5 | | |
| | | 5.0 ± 0.5 | | 1.5 | | 1.5 | | |

Physical Dimensions inches (millimeters) unless otherwise noted



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M20B



Technical drawing of a 12-pin D-sub connector. The drawing includes side and end views with the following dimensions and tolerances:

- ALL LEAD TIPS**: Indicated at the top of the drawing.
- 2.1 MAX.**: Dimension for the overall height of the connector.
- 1.8±0.1**: Dimension for the height of the lead tips.
- 0.15±0.05**: Dimension for the height of the base of the lead tips.
- 0.35-0.51**: Dimension for the width of the lead tips.
- 1.27 TYP**: Dimension for the pitch between pins.
- 0.1 C**: Dimension for the lead tip thickness.
- 0.12 M C A**: Dimension for the pin diameter.
- 1.27 TYP**: Dimension for the pin pitch.
- 0.12 M C A**: Dimension for the pin diameter.



A. CONFORMS TO EIAJ EDR-7320 REGISTRATION,
ESTABLISHED IN DECEMBER, 1998.

B. DIMENSIONS ARE IN MILLIMETERS.



C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD
FLASH, AND TIE BAR EXTRUSIONS.

**Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



DIMENSIONS ARE IN MILLIMETERS



DETAIL A


NOTES:

- CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20REVD1

**20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



N20A (REV G)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local
Sales Representative