

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

V_{CC}-0.3V to +6.0V
 $V+$ (NOTE 1).....-0.3V to +7.0V
 $V-$ (NOTE 1).....+0.3V to -7.0V
 $V+ + |V-|$ (NOTE 1).....+13V
 I_{CC} (DC V_{CC} or GND current)..... ± 100 mA

Input Voltages

$TxIN$, $\overline{EN}$-0.3V to +6.0V
 $RxIN$+25V

Output Voltages

$TxOUT$ ± 13.2 V
 $RxOUT$,-0.3V to ($V_{CC} + 0.3$ V)

Short-Circuit Duration

$TxOUT$Continuous
Storage Temperature.....-65°C to +150°C

Power Dissipation per package

20-pin SSOP (derate 9.25mW/°C above +70°C).....750mW
18-pin SOIC (derate 15.7mW/°C above +70°C).....1260mW
20-pin TSSOP (derate 11.1mW/°C above +70°C).....890mW
16-pin SSOP (derate 9.69mW/°C above +70°C).....775mW
16-pin Wide SOIC (derate 11.2mW/°C above +70°C).....900mW
16-pin TSSOP (derate 10.5mW/°C above +70°C).....850mW
16-pin nSOIC (derate 13.57mW/°C above +70°C).....1086mW

Maximum Junction Temperature+125°C
Thermal Resistance (16-pin TSSOP) θ_{JA} 100.4°C/W
Thermal Resistance (16-pin TSSOP) θ_{JC} 19.0°C/W
Thermal Resistance (16-pin QFN) θ_{JA} 44.0°C/W
Thermal Resistance (16-pin QFN) θ_{JC} 7.3°C/W

NOTE 1: $V+$ and $V-$ can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

NOTE 2: Driver Input hysteresis is typically 250mV.

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the following specifications apply for $V_{CC} = +3.0$ V to +5.5V with $T_{AMB} = T_{MIN}$ to T_{MAX} ,
C1 - C4 = 0.1 μ F.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DC CHARACTERISTICS					
Supply Current		0.3	1.0	mA	no load, $V_{CC} = 3.3$ V, $T_{AMB} = 25^\circ\text{C}$, $TxIN = GND$ or V_{CC}
Shutdown Supply Current		1.0	10	μ A	$\overline{SHDN} = GND$, $V_{CC} = 3.3$ V, $T_{AMB} = 25^\circ\text{C}$, $TxIN = V_{CC}$ or GND
LOGIC INPUTS AND RECEIVER OUTPUTS					
Input Logic Threshold LOW	GND		0.8	V	$TxIN$, $\overline{EN}$, $\overline{SHDN}$, Note 2
Input Logic Threshold HIGH	2.0		V_{CC}	V	$V_{CC} = 3.3$ V, Note 2
Input Logic Threshold HIGH	2.4		V_{CC}	V	$V_{CC} = 5.0$ V, Note 2
Input Leakage Current		± 0.01	± 1.0	μ A	$TxIN$, $\overline{EN}$, $\overline{SHDN}$, $T_{AMB} = +25^\circ\text{C}$, $V_{IN} = 0$ V to V_{CC}
Output Leakage Current		± 0.05	± 10	μ A	Receivers disabled, $V_{OUT} = 0$ V to V_{CC}
Output Voltage LOW			0.4	V	$I_{OUT} = 1.6$ mA
Output Voltage HIGH	$V_{CC} - 0.6$	$V_{CC} - 0.1$		V	$I_{OUT} = -1.0$ mA
DRIVER OUTPUTS					
Output Voltage Swing	± 5.0	± 5.4		V	All driver outputs loaded with 3k Ω to GND, $T_{AMB} = +25^\circ\text{C}$

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the following specifications apply for $V_{CC} = +3.0V$ to $+5.5V$ with $T_{AMB} = T_{MIN}$ to T_{MAX} , $C1 - C4 = 0.1\mu F$. Typical values apply at $V_{CC} = +3.3V$ or $+5.0V$ and $T_{AMB} = 25^{\circ}C$.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER OUTPUTS (continued)					
Output Resistance	300			Ω	$V_{CC} = V+ = V- = 0V$, $V_{OUT} = \pm 2V$
Output Short-Circuit Current		± 35	± 60	mA	$V_{OUT} = 0V$
Output Leakage Current			± 25	μA	$V_{CC} = 0V$ or $3.0V$ to $5.5V$, $V_{OUT} = \pm 12V$, Drivers disabled
RECEIVER INPUTS					
Input Voltage Range	-15		15	V	
Input Threshold LOW	0.6	1.2		V	$V_{CC} = 3.3V$
Input Threshold LOW	0.8	1.5		V	$V_{CC} = 5.0V$
Input Threshold HIGH		1.5	2.4	V	$V_{CC} = 3.3V$
Input Threshold HIGH		1.8	2.4	V	$V_{CC} = 5.0V$
Input Hysteresis		0.3		V	
Input Resistance	3	5	7	k Ω	
TIMING CHARACTERISTICS					
Maximum Data Rate	250			kbps	$R_L = 3k\Omega$, $C_L = 1000pF$, one driver active
Receiver Propagation Delay, t_{PHL}		0.15		μs	Receiver input to Receiver output, $C_L = 150pF$
Receiver Propagation Delay, t_{PLH}		0.15		μs	Receiver input to Receiver output, $C_L = 150pF$
Receiver Output Enable Time		200		ns	
Receiver Output Disable Time		200		ns	
Driver Skew		100		ns	$ t_{PHL} - t_{PLH} $, $T_{AMB} = 25^{\circ}C$
Receiver Skew		50		ns	$ t_{PHL} - t_{PLH} $
Transition-Region Slew Rate			30	V/ μs	$V_{CC} = 3.3V$, $R_L = 3k\Omega$, $C_L = 1000pF$, $T_{AMB} = 25^{\circ}C$, measurements taken from $-3.0V$ to $+3.0V$ or $+3.0V$ to $-3.0V$

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for $V_{CC} = +3.3V$, 1000kbps data rate, all drivers loaded with 3k Ω , 0.1 μF charge pump capacitors, and $T_{AMB} = +25^{\circ}C$.




Figure 1. Transmitter Output Voltage vs Load Capacitance




Figure 2. Slew Rate vs Load Capacitance




Figure 3. Supply Current VS. Load Capacitance when Transmitting Data




Figure 4. Supply Current VS. Supply Voltage




Figure 5. Transmitter Output Voltage vs Supply Voltage

NAME	FUNCTION	PIN NUMBER			
		SP3222EB		SP3232EB	
		SOIC	SSOP TSSOP	SSOP TSSOP NSOIC WSOIC	QFN
$\overline{\text{EN}}$	Receiver Enable. Apply Logic LOW for normal operation. Apply logic HIGH to disable the receiver outputs (high-Z state)	1	1	-	-
C1+	Positive terminal of the voltage doubler charge-pump capacitor	2	2	1	15
V+	+5.5V output generated by the charge pump	3	3	2	16
C1-	Negative terminal of the voltage doubler charge-pump capacitor	4	4	3	1
C2+	Positive terminal of the inverting charge-pump capacitor	5	5	4	2
C2-	Negative terminal of the inverting charge-pump capacitor	6	6	5	3
V-	-5.5V output generated by the charge pump	7	7	6	4
T ₁ OUT	RS-232 driver output.	15	17	14	12
T ₂ OUT	RS-232 driver output.	8	8	7	5
R ₁ IN	RS-232 receiver input	14	16	13	11
R ₂ IN	RS-232 receiver input	9	9	8	6
R ₁ OUT	TTL/CMOS receiver output	13	15	12	10
R ₂ OUT	TTL/CMOS receiver output	10	10	9	7
T ₁ IN	TTL/CMOS driver input	12	13	11	9
T ₂ IN	TTL/CMOS driver input	11	12	10	8
GND	Ground.	16	18	15	13
V _{CC}	+3.0V to +5.5V supply voltage	17	19	16	14
$\overline{\text{SHDN}}$	Shutdown Control Input. Drive HIGH for normal device operation. Drive LOW to shutdown the drivers (high-Z output) and the on-board power supply	18	20	-	-
N.C.	No Connect	-	11, 14	-	-

Table 1. Device Pin Description




Figure 6. Pinout Configurations for the SP3222EB




Figure 7. Pinout Configuration for the SP3232EB




Figure 8. SP3222EB Typical Operating Circuits




Figure 9. SP3232EB Typical Operating Circuit

The **SP3222EB/SP3232EB** transceivers meet the EIA/TIA-232 and ITU-T V.28/V.24 communication protocols and can be implemented in battery-powered, portable, or hand-held applications such as notebook or palmtop computers. The **SP3222EB/SP3232EB** devices feature **Exar's** proprietary on-board charge pump circuitry that generates $\pm 5.5\text{V}$ for RS-232 voltage levels from a single $+3.0\text{V}$ to $+5.5\text{V}$ power supply. This series is ideal for $+3.3\text{V}$ -only systems, mixed $+3.3\text{V}$ to $+5.5\text{V}$ systems, or $+5.0\text{V}$ -only systems that require true RS-232 performance. The **SP3222EB/SP3232EB** devices can operate at a data rate of 250kbps when fully loaded.

The **SP3222EB** and **SP3232EB** are 2-driver/2-receiver devices ideal for portable or hand-held applications. The **SP3222EB** features a $1\mu\text{A}$ shutdown mode that reduces power consumption and extends battery life in portable systems. Its receivers remain active in shutdown mode, allowing external devices such as modems to be monitored using only $1\mu\text{A}$ supply current.

THEORY OF OPERATION

The **SP3222EB/SP3232EB** series is made up of three basic circuit blocks:

1. Drivers
2. Receivers
3. The Exar proprietary charge pump

Drivers

The drivers are inverting level transmitters that convert TTL or CMOS logic levels to $\pm 5.0\text{V}$ EIA/TIA-232 levels with an inverted sense relative to the input logic levels. Typically, the RS-232 output voltage swing is $\pm 5.4\text{V}$ with no load and $\pm 5\text{V}$ minimum fully loaded. The driver outputs are protected against infinite short-circuits to ground without degradation in reliability. Driver outputs will meet EIA/TIA-562 levels of $\pm 3.7\text{V}$ with supply voltages as low as 2.7V .

The drivers can guarantee a data rate of 250kbps fully loaded with $3\text{k}\Omega$ in parallel with 1000pF , ensuring compatibility with PC-to-PC communication software.

The slew rate of the driver is internally limited to a maximum of $30\text{V}/\mu\text{s}$ in order to meet the EIA standards (EIA RS-232D 2.1.7, Paragraph 5). The transition of the loaded output from HIGH to LOW also meets the monotonicity requirements of the standard.

Figure 10 shows a loopback test circuit used to test the RS-232 Drivers. Figure 11 shows the test results of the loopback circuit with all drivers active at 120kbps with RS-232 loads in parallel with a 1000pF capacitor. Figure 12 shows the test results where one driver was active at 250kbps and all drivers loaded with an RS-232 receiver in parallel with 1000pF capacitors. A solid RS-232 data transmission rate of 250kbps provides compatibility with many designs in personal computer peripherals and LAN applications.

The **SP3222EB** driver's output stages are turned off (tri-state) when the device is in shutdown mode. When the power is off, the **SP3222EB** device permits the outputs to be driven up to $\pm 12\text{V}$. The driver's inputs do not have pull-up resistors. Designers should connect unused inputs to V_{CC} or GND.

In the shutdown mode, the supply current falls to less than $1\mu\text{A}$, where $\overline{\text{SHDN}} = \text{LOW}$. When the **SP3222EB** device is shut down, the device's driver outputs are disabled (tri-stated) and the charge pumps are turned off with V_{+} pulled down to V_{CC} and V_{-} pulled to GND. The time required to exit shutdown is typically $100\mu\text{s}$. Connect $\overline{\text{SHDN}}$ to V_{CC} if the shutdown mode is not used.




Figure 10. SP3222EB/SP3232EB Driver Loopback Test Circuit




Figure 11. Loopback Test results at 120kbps




Figure 12. Loopback Test results at 250kbps

Receivers

The Receivers convert EIA/TIA-232 levels to TTL or CMOS logic output levels. The **SP3222EB** receivers have an inverting tri-state output. These receiver outputs (RxOUT) are tri-stated when the enable control $\overline{\text{EN}}$ = HIGH. In the shutdown mode, the receivers can be active or inactive. $\overline{\text{EN}}$ has no effect on TxOUT. The truth table logic of the **SP3222EB** driver and receiver outputs can be found in Table 2.

$\overline{\text{SHDN}}$	$\overline{\text{EN}}$	TxOUT	RxOUT
0	0	Tri-state	Active
0	1	Tri-state	Tri-state
1	0	Active	Active
1	1	Active	Tri-state

Table 2. SP3222EB Truth Table Logic for Shutdown and Enable Control

Since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 300mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, an internal 5k Ω pulldown resistor to ground will commit the output of the receiver to a HIGH state.

Charge Pump

The charge pump is an Exar-patented design (U.S. 5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to attain symmetrical 5.5V power supplies. The internal power supply consists of a regulated dual charge pump that provides output voltages of $\pm 5.5\text{V}$ regardless of the input voltage (V_{cc}) over the +3.0V to +5.5V range.

In most circumstances, decoupling the power supply can be achieved adequately using a 0.1 μ F bypass capacitor at C5 (refer to figures 8 and 9)

In applications that are sensitive to power-supply noise, decouple Vcc to ground with a capacitor of the same value as charge-pump capacitor C1. Physically connect bypass capacitors as close to the IC as possible.

The charge pump operates in a discontinuous mode using an internal oscillator. If the output voltages are less than a magnitude of 5.5V, the charge pump is enabled. If the output voltages exceed a magnitude of 5.5V, the charge pump is disabled. This oscillator controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

— V_{SS} charge storage — During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to V_{CC} . C_1^+ is then switched to GND and the charge in C_1^- is transferred to C_2^- . Since C_2^+ is connected to V_{CC} , the voltage potential across capacitor C_2 is now 2 times V_{CC} .

Phase 2

— V_{SS} transfer — Phase two of the clock connects the negative terminal of C_2 to the V_{SS} storage capacitor and the positive terminal of C_2 to GND. This transfers a negative generated voltage to C_3 . This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to C_3 , the positive side of capacitor C_1 is switched to V_{CC} and the negative side is connected to GND.

Phase 3

— V_{DD} charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C_1 produces $-V_{CC}$ in the negative terminal of C_1 , which is applied to the negative side of capacitor C_2 . Since C_2^+ is at V_{CC} , the voltage potential across C_2 is 2 times V_{CC} .

Phase 4

— V_{DD} transfer — The fourth phase of the clock connects the negative terminal of C_2 to GND, and transfers this positive generated voltage across C_2 to C_4 , the V_{DD} storage capacitor. This voltage is regulated to +5.5V. At this voltage, the internal oscillator is disabled. Simultaneous with the transfer of the voltage to C_4 , the positive side of capacitor C_1 is switched to V_{CC} and the negative side is connected to GND, allowing the charge pump cycle to begin again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V^+ and V^- are separately generated from V_{CC} , in a no-load condition V^+ and V^- will be symmetrical. Older charge pump approaches that generate V^- from V^+ will show a decrease in the magnitude of V^- compared to V^+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at greater than 250kHz. The external capacitors can be as low as 0.1 μ F with a 16V breakdown voltage rating.




Figure 13. Charge Pump — Phase 1




Figure 14. Charge Pump — Phase 2




Figure 15. Charge Pump Waveforms




Figure 16. Charge Pump — Phase 3




Figure 17. Charge Pump — Phase 4

ESD TOLERANCE

The **SP3222EB/SP3232EB** series incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. The improved ESD tolerance is at least $\pm 15\text{kV}$ without damage nor latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC61000-4-2 Air-Discharge
- c) IEC61000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semi-conductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in Figure 18. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

The IEC-61000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC61000-4-2 is that

the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC61000-4-2 is shown on Figure 19. There are two methods within IEC61000-4-2, the Air Discharge method and the Contact Discharge method.

With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the




Figure 18. ESD Test Circuit for Human Body Model




Figure 19. ESD Test Circuit for IEC61000-4-2

equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.

The circuit models in Figures 18 and 19 represent the typical ESD testing circuit used for all three methods. The C_S is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through R_S , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.

For the Human Body Model, the current limiting resistor (R_S) and the source capacitor (C_S) are 1.5kΩ and 100pF, respectively. For IEC-61000-4-2, the current limiting resistor (R_S) and the source capacitor (C_S) are 330Ω and 150pF, respectively.

The higher C_S value and lower R_S value in the IEC61000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.





Figure 20. ESD Test Waveform for IEC61000-4-2

DEVICE PIN TESTED	HUMAN BODY MODEL	IEC61000-4-2		
		Air Discharge	Direct Contact	Level
Driver Outputs	$\pm 15\text{kV}$	$\pm 15\text{kV}$	$\pm 8\text{kV}$	4
Receiver Inputs	$\pm 15\text{kV}$	$\pm 15\text{kV}$	$\pm 8\text{kV}$	4


Table 3. Transceiver ESD Tolerance Levels




MECHANICAL DATA			
REL.	DESCRIPTION	REF.	APPRO.
A	MINIMUM DIMENSIONS	0.000/0.000	A
B	MAXIMUM DIMENSIONS	0.000/0.000	A
D	MINIMUM DIMENSIONS	1.000/1.000	A

20 PIN SSOP, 400X 100-150 Variation A			
DIMENSIONS IN MM		DIMENSIONS IN INCH	
(COMMON UNITS)		(COMMON UNITS)	
SYMBOLS	MIN	TYP	MAX
A	—	0.000	—
A1	0.05	—	0.005
A2	1.49	1.49	1.49
b	0.22	—	0.20
D	0.00	—	0.004
E	7.40	7.40	7.40
EL	0.40	0.40	0.40
H	0.00	—	0.004
L	0.55	0.55	0.55
L1	1.28	1.28	1.28
L2	0.25	0.25	0.25
R1	0.00	—	0.004
R2	0.00	—	0.004
D	0.00	—	0.004
H	0.00	—	0.004




EXAR CORPORATION	
Package Approval:	20 PIN SSOP PACKAGE OUTLINE
Drawing No.:	20-PIN SSOP
Rev. A	11/21/07



Parameters		Biosynthesis in yeast		Biosynthesis in yeast	
[Control Unit]		[Reference Unit]		[Reference Unit]	
1	2.00	2.00	2.00	2.00	2.00
2	2.00	2.00	2.00	2.00	2.00
3	2.00	2.00	2.00	2.00	2.00
4	2.00	2.00	2.00	2.00	2.00
5	2.00	2.00	2.00	2.00	2.00
6	2.00	2.00	2.00	2.00	2.00
7	2.00	2.00	2.00	2.00	2.00
8	2.00	2.00	2.00	2.00	2.00
9	2.00	2.00	2.00	2.00	2.00
10	2.00	2.00	2.00	2.00	2.00
11	2.00	2.00	2.00	2.00	2.00
12	2.00	2.00	2.00	2.00	2.00
13	2.00	2.00	2.00	2.00	2.00
14	2.00	2.00	2.00	2.00	2.00
15	2.00	2.00	2.00	2.00	2.00
16	2.00	2.00	2.00	2.00	2.00
17	2.00	2.00	2.00	2.00	2.00
18	2.00	2.00	2.00	2.00	2.00
19	2.00	2.00	2.00	2.00	2.00
20	2.00	2.00	2.00	2.00	2.00
21	2.00	2.00	2.00	2.00	2.00
22	2.00	2.00	2.00	2.00	2.00
23	2.00	2.00	2.00	2.00	2.00
24	2.00	2.00	2.00	2.00	2.00
25	2.00	2.00	2.00	2.00	2.00
26	2.00	2.00	2.00	2.00	2.00
27	2.00	2.00	2.00	2.00	2.00
28	2.00	2.00	2.00	2.00	2.00
29	2.00	2.00	2.00	2.00	2.00
30	2.00	2.00	2.00	2.00	2.00
31	2.00	2.00	2.00	2.00	2.00
32	2.00	2.00	2.00	2.00	2.00
33	2.00	2.00	2.00	2.00	2.00
34	2.00	2.00	2.00	2.00	2.00
35	2.00	2.00	2.00	2.00	2.00
36	2.00	2.00	2.00	2.00	2.00
37	2.00	2.00	2.00	2.00	2.00
38	2.00	2.00	2.00	2.00	2.00
39	2.00	2.00	2.00	2.00	2.00
40	2.00	2.00	2.00	2.00	2.00
41	2.00	2.00	2.00	2.00	2.00
42	2.00	2.00	2.00	2.00	2.00
43	2.00	2.00	2.00	2.00	2.00
44	2.00	2.00	2.00	2.00	2.00
45	2.00	2.00	2.00	2.00	2.00
46	2.00	2.00	2.00	2.00	2.00
47	2.00	2.00	2.00	2.00	2.00
48	2.00	2.00	2.00	2.00	2.00
49	2.00	2.00	2.00	2.00	2.00
50	2.00	2.00	2.00	2.00	2.00
51	2.00	2.00	2.00	2.00	2.00
52	2.00	2.00	2.00	2.00	2.00
53	2.00	2.00	2.00	2.00	2.00
54	2.00	2.00	2.00	2.00	2.00
55	2.00	2.00	2.00	2.00	2.00
56	2.00	2.00	2.00	2.00	2.00
57	2.00	2.00	2.00	2.00	2.00
58	2.00	2.00	2.00	2.00	2.00
59	2.00	2.00	2.00	2.00	2.00
60	2.00	2.00	2.00	2.00	2.00
61	2.00	2.00	2.00	2.00	2.00
62	2.00	2.00	2.0		



		EXAR CORPORATION	
Packaging Department		Drawing No.: 18-161-50534	
Date: 11/27/07	Drawn:	Part: 18-161-50534	Sheet: 1 of 1





18 Pin WSOIC JESD88-013 Variation A0			
Dimension in mm		Dimension in inch	
Symbol	Value	Symbol	Value
A	2.56	A	0.101
B	6.18	B	0.243
C	2.06	C	0.081
D	0.31	D	0.012
E	0.28	E	0.011
F	10.50	F	0.413
G	7.50	G	0.295
H	1.37	H	0.054
I	0.25	I	0.010
J	0.40	J	0.016
K	1.40	K	0.055
L	0.25	L	0.010
M	0.25	M	0.010
N	0.25	N	0.010
O	0.25	O	0.010
P	0.25	P	0.010
Q	0.25	Q	0.010
R	0.25	R	0.010
S	0.25	S	0.010
T	0.25	T	0.010
U	0.25	U	0.010
V	0.25	V	0.010
W	0.25	W	0.010
X	0.25	X	0.010
Y	0.25	Y	0.010
Z	0.25	Z	0.010


EXAR CORPORATION			
18 PIN SOIC PACKAGE OUTLINE		Drawing No: 18-PIN 50004	
Packaging Approval: 11/21/07		Revision: B Sheet: 1 of 1	


MECHANICAL DATA			
REF	DESCRIPTION	REF	APPROV
A	PACKAGE DIMENSIONS	42/01/201	A
B	PACKAGING DIMENSIONS	02/01/201	A
D	PACKAGING DIMENSIONS FOR REEL	11/01/201	A




16 PIN SOIC		JEDEC MS-012 Variation A	
DIMENSIONS IN MM		DIMENSIONS IN INCH	
SYMBOL	DEFINITION	SYMBOL	DEFINITION
A	MAXIMUM HEIGHT	A1	MINIMUM HEIGHT
B	MAXIMUM WIDTH	B1	MINIMUM WIDTH
C	MAXIMUM LENGTH	C1	MINIMUM LENGTH
D	MAXIMUM SPACING	D1	MINIMUM SPACING
E	MAXIMUM TYPICAL	E1	MINIMUM TYPICAL
F	MAXIMUM TYPICAL	F1	MINIMUM TYPICAL
G	MAXIMUM TYPICAL	G1	MINIMUM TYPICAL
H	MAXIMUM TYPICAL	H1	MINIMUM TYPICAL
I	MAXIMUM TYPICAL	I1	MINIMUM TYPICAL
J	MAXIMUM TYPICAL	J1	MINIMUM TYPICAL
K	MAXIMUM TYPICAL	K1	MINIMUM TYPICAL
L	MAXIMUM TYPICAL	L1	MINIMUM TYPICAL
M	MAXIMUM TYPICAL	M1	MINIMUM TYPICAL
N	MAXIMUM TYPICAL	N1	MINIMUM TYPICAL
O	MAXIMUM TYPICAL	O1	MINIMUM TYPICAL
P	MAXIMUM TYPICAL	P1	MINIMUM TYPICAL
Q	MAXIMUM TYPICAL	Q1	MINIMUM TYPICAL
R	MAXIMUM TYPICAL	R1	MINIMUM TYPICAL
S	MAXIMUM TYPICAL	S1	MINIMUM TYPICAL
T	MAXIMUM TYPICAL	T1	MINIMUM TYPICAL
U	MAXIMUM TYPICAL	U1	MINIMUM TYPICAL
V	MAXIMUM TYPICAL	V1	MINIMUM TYPICAL
W	MAXIMUM TYPICAL	W1	MINIMUM TYPICAL
X	MAXIMUM TYPICAL	X1	MINIMUM TYPICAL
Y	MAXIMUM TYPICAL	Y1	MINIMUM TYPICAL
Z	MAXIMUM TYPICAL	Z1	MINIMUM TYPICAL



EXAR CORPORATION	
Package/Type Approval	16 PIN SOIC PACKAGE OUTLINE
Drawing No.	16-PIN SOIC
Rev.	1







	PACKAGE TYPE		
JEDEC CODE	MO-22D		
PKG CODE	VQFN(YS16)		
SYMBOLS	MIN.	NOM.	MAX.
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3	0.203 REF.		
b	0.25	0.30	0.35
D	4.85	5.00	5.05
E	4.85	5.00	5.05
e	0.80 BSC		
L	0.45	0.50	0.55
K	0.20	—	—

	E2			D2			LEAD FINISH		JEDEC CODE
PAD SIZE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	Pure Th	PPF	
142X142 ML	3.28	3.38	3.43	3.28	3.38	3.43	V	X	N/A

NOTES :

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

ORDERING INFORMATION

Part Number	Temp. Range	Package
SP3222EBCA-L	0°C to +70°C	20 Pin SSOP
SP3222EBCA-L/TR	0°C to +70°C	20 Pin SSOP
SP3222EBCT-L	0°C to +70°C	18 Pin WSOIC
SP3222EBCT-L/TR	0°C to +70°C	18 Pin WSOIC
SP3222EBCY-L	0°C to +70°C	20 Pin TSSOP
SP3222EBCY-L/TR	0°C to +70°C	20 Pin TSSOP
SP3222EBEA-L	-40°C to +85°C	20 Pin SSOP
SP3222EBEA-L/TR	-40°C to +85°C	20 Pin SSOP
SP3222EBET-L	-40°C to +85°C	18 Pin WSOIC
SP3222EBET-L/TR	-40°C to +85°C	18 Pin WSOIC
SP3222EBEY-L	-40°C to +85°C	20 Pin TSSOP
SP3222EBEY-L/TR	-40°C to +85°C	20 Pin TSSOP

Part Number	Temp. Range	Package
SP3232EBCA-L	0°C to +70°C	16 Pin SSOP
SP3232EBCA-L/TR	0°C to +70°C	16 Pin SSOP
SP3232EBCN-L	0°C to +70°C	16 Pin NSOIC
SP3232EBCN-L/TR	0°C to +70°C	16 Pin NSOIC
SP3232EBCT-L	0°C to +70°C	16 Pin WSOIC
SP3232EBCT-L/TR	0°C to +70°C	16 Pin WSOIC
SP3232EBCY-L	0°C to +70°C	16 Pin TSSOP
SP3232EBCY-L/TR	0°C to +70°C	16 Pin TSSOP
SP3232EBEA-L	-40°C to +85°C	16 Pin SSOP
SP3232EBEA-L/TR	-40°C to +85°C	16 Pin SSOP
SP3232EBEN-L	-40°C to +85°C	16 Pin NSOIC
SP3232EBEN-L/TR	-40°C to +85°C	16 Pin NSOIC
SP3232EBET-L	-40°C to +85°C	16 Pin WSOIC
SP3232EBET-L/TR	-40°C to +85°C	16 Pin WSOIC
SP3232EBEY-L	-40°C to +85°C	16 Pin TSSOP
SP3232EBEY-L/TR	-40°C to +85°C	16 Pin TSSOP
SP3232EBER-L	-40°C to +85°C	16 Pin QFN
SP3232EBER-L/TR	-40°C to +85°C	16 Pin QFN

Note: "/TR" is for tape and Reel option. "-L" is for lead free packaging

REVISION HISTORY

DATE	REVISION	DESCRIPTION
11/02/05	--	Legacy Sipex Datasheet
09/09/09	1.0.0	Convert to Exar Format, Update ordering information and change revision to 1.0.0.
06/07/11	1.0.1	Remove obsolete devices per PDN 110510-01 and change ESD rating to IEC-61000-4-2.
03/14/13	1.0.2	Correct type error to RX input voltage range and TX transition region slew rate condition.
8/14/14	1.0.3	Add Max Junction temperature and package thermal information.
5/28/15	1.0.4	Update Absolute Max Rating for RxIN input voltage to +/-25V, update logo.
10/27/15	1.0.5	Add SP3232EBER (QFN_16) preliminary package option.
2/23/16	1.0.6	Remove preliminary status of QFN_16 package option.

Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2016 EXAR Corporation

Datasheet February 2016

Send your serial transceiver technical inquiry with technical details to: serialtechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.