Contents LPS35HW

# **Contents**

1	Block d	liagram and pin description	6
2	Mechan	nical and electrical specifications	8
	2.1	Mechanical characteristics	8
	2.2	Electrical characteristics	9
	2.3	Communication interface characteristics	9
		2.3.1 SPI serial peripheral interface	
		2.3.2 I2C inter - IC control interface	
	2.4	Absolute maximum ratings	
3	Functio	onality	
	3.1	Sensing element	. 13
	3.2	IC interface	_
	3.3	Factory calibration	. 13
	3.4	How to interpret pressure readings	. 13
4	FIFO		15
	4.1	Bypass mode	. 15
	4.2	FIFO mode	. 16
	4.3	Stream mode	. 16
	4.4	Dynamic-Stream mode	. 17
	4.5	Stream-to-FIFO mode	. 18
	4.6	Bypass-to-Stream mode	. 19
	4.7	Bypass-to-FIFO mode	. 20
	4.8	Retrieving data from FIFO	. 20
5	<b>Applica</b>	tion hints	21
	5.1	Soldering information	. 22
6	Digital i	interfaces	23
	6.1	IC serial interface	. 23
	6.2	I2C serial interface	. 23
	6.3	I2C operation	. 24
	6.4	SPI bus interface	. 25
	6.5	SPI read	. 26
	6.6	SPI write	. 27
	6.7	SPI read in 3-wire mode	. 28
			_

7	Register	rs address map	29
8	Register	r description	31
	8.1	INTERRUPT_CFG (0Bh)	31
	8.2	THS_P_L (0Ch)	32
	8.3	THS_P_H (0Dh)	32
	8.4	WHO_AM_I	32
	8.5	CTRL_REG1 (10h)	33
	8.6	CTRL_REG2 (11h)	34
	8.7	CTRL_REG3 (12h)	35
	8.8	FIFO_CTRL (14h)	36
	8.9	REF_P_XL (15h)	37
	8.10	REF_P_L_16h	37
	8.11	REF_P_H_17h	37
	8.12	RPDS_L_18h	38
	8.13	RPDS_H_19h	38
	8.14	RES_CONF_1Ah	38
	8.15	INT_SOURCE_25h	39
	8.16	FIFO_STATUS_26h	39
	8.17	STATUS_27h	40
	8.18	PRESS_OUT_XL_28h	40
	8.19	PRESS_OUT_L_29h	42
	8.20	PRESS_OUT_H_2Ah	42
	8.21	TEMP_OUT_L_2Bh	42
	8.22	TEMP_OUT_H_2Ch	43
	8.23	LPFP_RES_33h	43
9	Package	e information	44
	9.1	CCLGA10L package information	
	9.2	CCLGAA10L packing information	
10	Revision	n history	47



# List of tables

Table 1: Device summary table	
Table 2: Pin description	
Table 3: Pressure and temperature sensor characteristics	
Table 4: Electrical characteristics	
Table 5: SPI slave timing values	9
Table 6: I <sup>2</sup> C slave timing values	
Table 7: Absolute maximum ratings	
Table 8: Serial interface pin description	
Table 9: I <sup>2</sup> C terminology	
Table 10: SAD+Read/Write patterns	
Table 11: Transfer when master is writing one byte to slave	
Table 12: Transfer when master is writing multiple bytes to slave	
Table 13: Transfer when master is receiving (reading) one byte of data from slave	
Table 14: Transfer when master is receiving (reading) multiple bytes of data from slave	
Table 15: Registers address map	29
Table 16: INTERRUPT_CFG (0Bh) register	
Table 17: WHO_AM_I register	
Table 18: CTRL_REG1 (10h) register	
Table 19: Output data rate bit configurations	
Table 20: Low-pass filter configurations	
Table 21: CTRL_REG3 (12h) register	
Table 22: Interrupt configurations	
Table 23: CTRL_REG3 (12h) register	
Table 24: FIFO mode selection	
Table 25: REF_P_XL (15h) register	
Table 26: REF_P_L (16h) register	
Table 27: REF_P_H (17h) register	
Table 28: RPDS_L (18h) register	
Table 29: RPDS_H (19h) register	
Table 30: RES_CONF (1Ah) register	
Table 31: INT_SOURCE (25h) register	
Table 32: FIFO_STATUS (26h) register	
Table 33: FIFO_STATUS example: OVR/FSS details	39
Table 34: STATUS (27h) register	
Table 35: PRESS_OUT_XL (28h) register	
Table 36: PRESS_OUT_L (29h) register	
Table 37: TEMP_OUT_L (2Bh) register	
Table 38: TEMP_OUT_H (2Ch) register	
Table 39: CCLGA (3.5 x 3.5 x 1.85 mm) package mechanical data	
Table 40: Reel dimensions for carrier tape of CCLGA10L package	
Table 41: Document revision history	47



LPS35HW List of figures

# **List of figures**

Figure 1: Block diagram	6
Figure 2: Pin connections (bottom view)	6
Figure 3: SPI slave timing diagram	10
Figure 4: I2C slave timing diagram	11
Figure 5: Pressure readings	14
Figure 6: Bypass mode	15
Figure 7: FIFO mode	16
Figure 8: Stream mode	
Figure 9: Dynamic-Stream mode	
Figure 10: Stream-to-FIFO mode	
Figure 11: Bypass-to-Stream mode	
Figure 12: Bypass-to-FIFO mode	
Figure 13: LPS35HW electrical connections (top view)	
Figure 14: Read and write protocol	
Figure 15: SPI read protocol	
Figure 16: Multiple byte SPI read protocol (2-byte example)	
Figure 17: SPI write protocol	
Figure 18: Multiple byte SPI write protocol (2-byte example)	
Figure 19: SPI read protocol in 3-wire mode	
Figure 20: "Threshold based" interrupt event	
Figure 21: Interrupt events on INT_DRDY pin	
Figure 22: Ceramic CCLGA 10L package outline	
Figure 23: CCLGA - 10L (3.5 x 3.5 x 1.85 mm) water resistance details	
Figure 24: Carrier tape information for CCLGA10L package	
Figure 25: CCLGA10L tape and reel package orientation	
Figure 26: Reel information carrier tape CCLGA10L package	46



# 1 Block diagram and pin description

Figure 1: Block diagram





Figure 2: Pin connections (bottom view)



577

Table 2: Pin description

Pin number	Name	Function
1	Vdd_IO	Power supply for I/O pins
2	SCL SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)
3	Reserved	Connect to GND
4	SDA SDI SDI/SDO	I <sup>2</sup> C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input/output (SDI/SDO)
5	SDO SA0	4-wire SPI serial data output (SDO) I <sup>2</sup> C less significant bit of the device address (SA0)
6	CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)
7	INT_DRDY	Interrupt or Data Ready
8	GND	0 V supply
9	GND	0 V supply
10	VDD	Power supply



# 2 Mechanical and electrical specifications

## 2.1 Mechanical characteristics

VDD= 1.8 V, T = 25 °C, unless otherwise noted.

Table 3: Pressure and temperature sensor characteristics

Symbol	Parameter	Test condition	Min.	Typ. a	Max.	Unit		
Pressure	Pressure sensor characteristics							
PT <sub>op</sub>	Operating temperature range		-40		+85	°C		
PT <sub>full</sub>	Full accuracy temperature range		0		+65	°C		
Pop	Operating pressure range		260		1260	hPa		
P <sub>bits</sub>	Pressure output data			24		bits		
Psens	Pressure sensitivity			4096		LSB/ hPa		
P <sub>AccRel</sub>	Relative accuracy over pressure <sup>b</sup>	P= 800 - 1100 hPa T = 25 °C		±0.1		hPa		
Pacct	Absolute accuracy over temperature	Pop T= 0 to 65 °C After OPC °		±1		hPa		
I ACCI		Pop T= 0 to 65 °C no OPC°		±4		III a		
ODRPres	Pressure output data rate <sup>a</sup>			1 10 25 50 75		Hz		
Temperat	ure sensor characteristics							
Тор	Operating temperature range		-40		+85	°C		
T <sub>sens</sub>	Temperature sensitivity			100		LSB/°C		
Tacc	Temperature absolute accuracy	T= 0 to 65 °C		±1.5		°C		

8/48 DocID029129 Rev 1

<sup>&</sup>lt;sup>a</sup> Typical specifications are not guaranteed.

<sup>&</sup>lt;sup>b</sup> By design.

 $<sup>^{\</sup>rm c}$  OPC: One Point Calibration, see registers RPDS\_L/H (18h,19h).

Symbol	Parameter	Test condition	Min.	Typ. <sup>a</sup>	Max.	Unit
				1		
				10		
ODR⊤	Output temperature data rate			25		Hz
				50		
				75		

## 2.2 Electrical characteristics

VDD= 1.8 V, T = 25 °C, unless otherwise noted.

**Table 4: Electrical characteristics** 

Symbol	Parameter	Test condition	Min.	Typ. b	Max.	Unit
VDD	Supply voltage		1.7		3.6	V
Vdd_IO	IO supply voltage		1.7		Vdd+0.1	V
ldd	Supply current	@ODR 1 Hz LC_EN bit =0		15		^
		@ODR 1 Hz LC_EN bit =1		3		μA
IddPdn	Supply current in power-down mode			1		μΑ

1. Typical specifications are not guaranteed.

## 2.3 Communication interface characteristics

#### 2.3.1 SPI serial peripheral interface

Subject to general operating conditions for Vdd and TOP.

Table 5: SPI slave timing values

Symbol	Parameter	Value <sup>c</sup>	Unit	
Symbol		Min.	Max.	Onit
t <sub>C</sub> (SPC)	SPI clock cycle	100		ns
f <sub>c(SPC)</sub>	SPI clock frequency		10	MHz
t <sub>su(CS)</sub>	CS setup time	6		
t <sub>h(CS)</sub>	CS hold time	8		nc
t <sub>su(SI)</sub>	SDI input setup time	5		ns
t <sub>h(SI)</sub>	SDI input hold time	15		

<sup>&</sup>lt;sup>a</sup> Output data rate is configured acting on ODR[2:0] in CTRL\_REG1 (10h)

<sup>&</sup>lt;sup>c</sup> Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production.



DocID029129 Rev 1

9/48

<sup>&</sup>lt;sup>b</sup> Typical specifications are not guaranteed.

Symbol	Parameter	Value <sup>c</sup>	Unit	
Symbol	raiametei	Min.	Max.	Offic
t <sub>v(SO)</sub>	SDO valid output time		50	
t <sub>h(SO)</sub>	SDO output hold time	9		
t <sub>dis(SO)</sub>	SDO output disable time		50	

Figure 3: SPI slave timing diagram

8

Measurement points are done at 0.2·Vdd\_IO and 0.8·Vdd\_IO, for both ports.

#### 2.3.2 I2C inter - IC control interface

Subject to general operating conditions for Vdd and TOP.

Table 6: I<sup>2</sup>C slave timing values

- <u> </u>						
Symbol	Parameter	I <sup>2</sup> C star mode <sup>a</sup>	ndard	I <sup>2</sup> C fast mode <sup>b</sup>		Unit
		Min.	Max.	Min.	Max.	
f <sub>(SCL)</sub>	SCL clock frequency	0	100	0	400	kHz
tw(SCLL)	SCL clock low time	4.7		1.3		
tw(SCLH)	SCL clock high time	4.0		0.6		μs
t <sub>su(SDA)</sub>	SDA setup time	250		100		ns
th(SDA)	SDA data hold time	0.01	3.45	0	0.9	μs

<sup>&</sup>lt;sup>a</sup> Data based onstandard I<sup>2</sup>C protocol requirement, not tested in production.

577

<sup>&</sup>lt;sup>b</sup> Cb = total capacitance of one bus line, in pF.

Symbol	Parameter	I <sup>2</sup> C standard mode <sup>a</sup>		I <sup>2</sup> C fast mode <sup>b</sup>		Unit
		Min.	Max.	Min.	Max.	
tr(SDA) tr(SCL)	SDA and SCL rise time		1000	20+ 0.1Cb(2)	300	
tf(SDA) tf(SCL)	SDA and SCL fall time		300	20+ 0.1C (2) b	300	ns
th(ST)	START condition hold time	4		0.6		
tsu(SR)	Repeated START condition setup time	4.7		0.6		
tsu(SP)	STOP condition setup time	4		0.6		μs
tw(SP:SR)	Bus free time between STOP and START condition	4.7		1.3		

REPEATED START START START SDA STOP SCL GAMS20160304EC-1156

Figure 4: I2C slave timing diagram



Measurement points are done at 0.2-Vdd\_IO and 0.8-Vdd\_IO, for both ports.

577

## 2.4 Absolute maximum ratings

Stress above those listed as "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7: Absolute maximum ratings

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
Vdd_IO	I/O pins supply voltage	-0.3 to 4.8	V
Vin	Input voltage on any control pin	-0.3 to Vdd_IO +0.3	V
Р	Overpressure	2	MPa
T <sub>STG</sub>	Storage temperature range	-40 to+125	°C
ESD	Electrostatic discharge protection	2 (HBM)	kV

Note: Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

LPS35HW Functionality

# 3 Functionality

The LPS35HW is a high resolution, digital output pressure sensor packaged in an HLGA full- mold package. The complete device includes a sensing element based on a piezoresistive Wheatstone bridge approach, and an IC interface which communicates a digital signal from the sensing element to the application.

### 3.1 Sensing element

An ST proprietary process is used to obtain a silicon membrane for MEMS pressure sensors. When pressure is applied, the membrane deflection induces an imbalance in the Wheatstone bridge piezoresistances whose output signal is converted by the IC interface.

#### 3.2 IC interface

The complete measurement chain is composed of a low-noise amplifier which converts the resistance unbalance of the MEMS sensors (pressure and temperature) into an analog voltage using an analog-to-digital converter. The pressure and temperature data may be accessed through an I<sup>2</sup>C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller. The LPS35HW features a Data-Ready signal which indicates when a new set of measured pressure and temperature data are available, thus simplifying data synchronization in the digital system that uses the device.

## 3.3 Factory calibration

The trimming values are stored inside the device in a non-volatile structure. When the device is turned on, the trimming parameters are downloaded into the registers to be employed during the normal operation which allows the device to be used without requiring any further calibration.


# 3.4 How to interpret pressure readings

The pressure data are stored 3 registers: PRESS\_OUT\_H (2Ah), PRESS\_OUT\_L (29h), and PRESS\_OUT\_XL (28h). The value is expressed as 2's complement. To obtain the pressure in hPa, take the two's complement of the complete word and then divide by 4096LSB/hPa.



Functionality LPS35HW

Figure 5: Pressure readings



LPS35HW FIFO

#### 4 FIFO

The LPS35HW embeds a 32-slot of 40-bit data FIFO to store the pressure and temperature output values. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work according to seven different modes: Bypass mode, FIFO mode, Stream mode, Dynamic-Stream mode, Stream-to-FIFO mode, Bypass-to-Stream and Bypass-to-FIFO mode. The FIFO buffer is enabled when the FIFO\_EN bit in CTRL\_REG2 (11h) is set to '1' and each mode is selected by the FIFO\_MODE[2:0] bits in FIFO\_CTRL (14h). Programmable FIFO threshold status, FIFO overrun events and the number of unread samples stored are available in the FIFO\_STATUS (26h) register and can be set to generate dedicated interrupts on the INT\_DRDY pad using the CTRL\_REG3 (12h) register.

FIFO\_STATUS(FTH\_FIFO) goes to '1' when the number of unread samples (FIFO\_STATUS(FSS5:0)) is greater than or equal to WTM[4:0] in *FIFO\_CTRL* (14h). If FIFO\_CTRL(WTM4:0) is equal to 0, FIFO\_STATUS(FTH\_FIFO) goes to '0'.

FIFO\_STATUS(OVRN) is equal to '1' if a FIFO slot is overwritten. FIFO\_STATUS(FSS5:0) contains stored data levels of unread samples; when FSS[5:0] is equal to '000000' FIFO is empty, when FSS[5:0] is equal to '100000' FIFO is full and the unread samples are 32.

To guarantee the switching into and out of FIFO mode, discard the first sample acquired.

### 4.1 Bypass mode

In Bypass mode (FIFO\_CTRL(FMODE2:0)=000), the FIFO is not operational and it remains empty.

Bypass mode is also used to reset the FIFO when in FIFO mode.

As described in the next figure, for each channel only the first address is used. When new data is available, the older data is overwritten.




Figure 6: Bypass mode

FIFO LPS35HW

#### 4.2 FIFO mode

In FIFO mode (FIFO\_CTRL(FMODE2:0) = 001) data from the output PRESS\_OUT\_H(2Ah), PRESS\_OUT\_L(29h), PRESS\_OUT\_XL(28h) and TEMP\_OUT\_H(2Ch), TEMP\_OUT\_L(2Bh) are stored in the FIFO until it is overwritten.

To reset FIFO content, Bypass mode the value '000' must be written in FIFO\_CTRL(FMODE2:0). After this reset command it is possible to restart FIFO mode writing the value '001' in FIFO\_CTRL(FMODE2:0).

FIFO buffer memorizes 32 levels of data but the depth of the FIFO can be resized by setting the CTRL2(STOP\_ON\_FTH) bit. If the STOP\_ON\_FTH bit is set to '1', FIFO depth is limited to FIFO\_CTRL(WTM4:0) + 1 data.

A FIFO threshold interrupt can be enabled (F\_OVR bit in CTRL3(12h) in order to be raised when the FIFO is filled to the level specified by the WTM4:0 bits of FIFO\_CTRL(14h). When a FIFO threshold interrupt occurs, the first data has been overwritten and the FIFO stops collecting data from the input pressure and temperature.

Figure 7: FIFO mode

#### 4.3 Stream mode

Stream mode (FIFO\_CTRL(FMODE2:0) = 010) provides continuous FIFO update: as new data arrive, the older is discarded.


Once the entire FIFO has been read, the last data read still remains in the FIFO and hence once a new sample is acquired, the FIFO STATUS(FSS5:0) value rises from 0 to 2.

An overrun interrupt can be enabled,  $CTRL3(F_OVR) = '1'$ , in order to inform when the FIFO is full and eventually read its content all at once. If an overrun occurs, the oldest sample in FIFO is overwritten, so if the FIFO was empty, the lost sample has already been read.

Downloaded from Arrow.com.

LPS35HW FIFO

Figure 8: Stream mode



In the latter case reading all FIFO content before an overrun interrupt has occurred, the first data read is equal to the last already read in the previous burst, so the number of new data available in FIFO depends on the previous reading.

## 4.4 Dynamic-Stream mode

In Dynamic-Stream mode (FIFO\_CTRL(FMODE2:0) = 110) after emptying the FIFO, the first new sample that arrives becomes the first to be read in a subsequent read burst. In this way the number of new data available in FIFO does not depend on the previous reading.

In Dynamic-Stream mode FIFO\_STATUS(FSS5:0) is the number of new pressure and temperature samples available in the FIFO buffer.

Stream Mode is intended to be used reading all 32 samples of FIFO within an ODR after receiving an overrun signal.

Dynamic-Stream is intended to be used to read FIFO\_STATUS(FSS5:0) samples when it is not possible to guarantee reading data within an ODR.

Also, a FIFO threshold interrupt on the INT\_DRDY pad through CTRL3(F\_FTH) can be enabled in order to read data from the FIFO and leave free memory slots for incoming data.

FIFO LPS35HW

FSS=4 FSS=4 FTH=4 Read 4 samples Read 4 samples (D0-D1-D2-D3) (D4-D5-D6-D7) D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 **FSS** 2 3 0 1 432101 2 3 4 3 2321 2 3 INT

Figure 9: Dynamic-Stream mode

#### 4.5 Stream-to-FIFO mode

In Stream-to-FIFO mode (FIFO\_CTRL(FMODE2:0) = 011), FIFO behavior changes according to the INT\_SOURCE(IA) bit. When INT\_SOURCE(IA) bit is equal to '1', FIFO operates in FIFO mode. When the INT\_SOURCE(IA) bit is equal to '0', FIFO operates in Stream mode.

An interrupt generator can be set to the desired configuration through *INTERRUPT\_CFG(0Bh)*.

The INTERRUPT\_CFG(LIR) bit should be set to '1' in order to have latched interrupt.




Figure 10: Stream-to-FIFO mode

LPS35HW FIFO

## 4.6 Bypass-to-Stream mode

In Bypass-to-Stream mode (FIFO\_CTRL(FMODE2:0) = '100'), data measurement storage inside FIFO operates in Stream mode when INT\_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode). An interrupt generator can be set to the desired configuration through  $INTERRUPT\_CFG(OBh)$ .

The INTERRUPT\_CFG(LIR) bit should be set to '1' in order to have latched interrupt.




Figure 11: Bypass-to-Stream mode

FIFO LPS35HW

## 4.7 Bypass-to-FIFO mode

In Bypass-to-FIFO mode (FIFO\_CTRL(FMODE2:0) = '111'), data measurement storage inside FIFO operates in FIFO mode when INT\_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode). An interrupt generator can be set to the desired configuration through  $INTERRUPT\_CFG(OBh)$ .

The INTERRUPT\_CFG (LIR) bit should be set to '1' in order to have latched interrupt.




Figure 12: Bypass-to-FIFO mode

## 4.8 Retrieving data from FIFO

FIFO data is read through *PRESS\_OUT\_H(2Ah)*, *PRESS\_OUT\_L(29h)*, *PRESS\_OUT\_XL(28h)* and *TEMP\_OUT\_H(2Ch)*, *TEMP\_OUT\_L(2Bh)* registers.

Each time data is read from the FIFO, the oldest data are placed in the PRESS\_OUT\_H(2Ah), PRESS\_OUT\_L(29h), PRESS\_OUT\_XL(28h), TEMP\_OUT\_H(2Ch) and TEMP\_OUT\_L(2Bh) registers and both single-read and read-burst operations can be used. The reading address is automatically updated by the device and it rolls back to 28h when register 2Ch is reached. In order to read all FIFO levels in a multiple byte reading, 160 bytes (5 output registers by 32 levels) must be read.

47/

LPS35HW Application hints

# 5 Application hints

VDD GND GND

T\_C1

Vdd\_IO

10

9

8

Vdd\_IO

1

TOT

INT\_DRDY

SCL/SPC

2

6

CS

Figure 13: LPS35HW electrical connections (top view)

The device power supply must be provided through the VDD line; power supply decoupling capacitor C1 (100 nF) must be placed as near as possible to the supply pads of the device. Depending on the application, an additional capacitor of 4.7 µF could be placed on VDD line. The functionality of the device and the measured data outputs are selectable and accessible through the I²C/SPI interface. When using the I²C, CS must be tied to Vdd\_IO. All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to *Figure 13: "LPS35HW electrical connections (top view)"*). It is possible to remove VDD while maintaining Vdd\_IO without blocking the communication bus, in this condition the measurement chain is powered off.

Application hints LPS35HW

# 5.1 Soldering information

The HLGA package is compliant with the ECOPACK standard and it is qualified for soldering heat resistance according to JEDEC J-STD-020.

LPS35HW Digital interfaces

# 6 Digital interfaces

#### 6.1 IC serial interface

The registers embedded in the LPS35HW may be accessed through both the I<sup>2</sup>C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode. The serial interfaces are mapped onto the same pads. To select/exploit the I<sup>2</sup>C interface, the CS line must be tied high (i.e. connected to Vdd\_IO).

Table 8: Serial interface pin description

Pin name	Pin description
CS	SPI enable I²C/SPI mode selection (1: SPI idle mode /I2Ccommunication enabled; 0: SPI communication mode / I2C disabled)
SCL/SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)
SDA SDI SDI/SDO	I <sup>2</sup> C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input /output (SDI/SDO)
SDO SAO	SPI serial data output (SDO) I²C less significant bit of the device address (SA0)

#### 6.2 I2C serial interface

The LPS35HW I<sup>2</sup>C is a bus slave. The I<sup>2</sup>C is employed to write data into registers whose content can also be read back.

The relevant I<sup>2</sup>C terminology is given in *Table 9: "I2C terminology"*.

Table 9: I<sup>2</sup>C terminology

Term	Description
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by the master

There are two signals associated with the I<sup>2</sup>C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bi-directional line used for sending and receiving the data to/from the interface. Both lines have to be connected to Vdd\_IO through pull-up resistors. The I<sup>2</sup>C interface is compliant with fast mode (400 kHz) I<sup>2</sup>C standards as well as with the normal mode.



Digital interfaces LPS35HW

### 6.3 I2C operation

The transaction on the bus is started through a START (ST) signal. A start condition is defined as a HIGH-to-LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next data byte transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The slave address (SAD) associated to the LPS35HW is 101110xb. The SDO/SA0pad can be used to modify the less significant bit of the device address. If the SA0 pad is connected to voltage supply, LSb is '1' (address 1011101b), otherwise if the SA0 pad is connected to ground, the LSb value is '0' (address 1011100b). This solution permits to connect and address two different LPS35HW devices to the same I<sup>2</sup>C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I<sup>2</sup>C embedded inside the ASIC behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge has been returned (SAK), an 8-bit sub-address will be transmitted (SUB): the 7 LSB represent the actual register address while the MSB has no meaning. The IF\_ADD\_INC bit in CTRL2 register (11h) enables sub-address auto increment (IF\_ADD\_INC is '1' by default), so if IF\_ADD\_INC = '1' the SUB (sub-address) will be automatically increased to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit is '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the master will transmit to the slave with direction unchanged. *Table 10:* "SAD+Read/Write patterns" explains how the SAD+read/write bit pattern is composed, listing all the possible configurations.

Command	SAD[6:1]	SAD[0]=SA0	R/W	SAD+R/W
Read	101110	0	1	10111001 (B9h)
Write	101110	0	0	10111000 (B8h)
Read	101110	1	1	10111011 (BBh)
Write	101110	1	0	10111010 (BAh)

Table 11: Transfer when master is writing one byte to slave

Master	ST	SAD +W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

#### Table 12: Transfer when master is writing multiple bytes to slave

							<u> </u>			
Master	ST	SAD+ W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

24/48 DocID029129 Rev 1



LPS35HW Digital interfaces

Table 13: Transfer when master is receiving (reading) one byte of data from slave

							3 (3)	<b>,</b>			
Master	ST	SAD+ W		SUB		SR	SAD+ R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

Table 14: Transfer when master is receiving (reading) multiple bytes of data from slave

Mast er	S T	SAD+ W		SU B		S R	SAD+ R			MA K		MA K		NMA K	S P
Slave			SA K		SA K			SA K	DAT A		DAT A		DAT A		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other functions, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver does not acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be kept HIGH by the slave. The master can then abort the transfer. A LOW-to-HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.


In order to read multiple bytes incrementing the register address, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read.

In the presented communication format MAK is Master acknowledge and NMAK is no master acknowledge.

#### 6.4 SPI bus interface

The LPS35HW SPI is a bus slave. The SPI allows writing to and reading from the registers of the device. The serial interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO.

Figure 14: Read and write protocol



**CS** is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and returns to high at the end. **SPC** is the serial port clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are respectively the serial port data input and output. Those lines are driven at the falling edge of SPC and should be captured at the rising edge of SPC. Both the read



Digital interfaces LPS35HW

register and write register commands are completed in 16 clock pulses or in multiples of 8 in the case of multiple read/write bytes. Bit duration is the time between two falling edges of SPC. The first bit (bit 0) starts at the first falling edge of SPC after the falling edge of CS while the last bit (bit 15, bit 23,...) starts at the last falling edge of SPC just before the rising edge of CS.bit0: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In the latter case, the chip will drive SDO at the start of bit 8.

bit1-7: address AD(6:0). This is the address field of the indexed register.


bit8-15: data DI(7:0) (write mode). This is the data that is written into the device (MSb first).

**bit8-15**: data DO(7:0) (read mode). This is the data that is read from the device (MSb first). In multiple read/write commands further blocks of 8 clock periods are added. When the IF\_ADD\_INC bit is 0, the address used to read/write data remains the same for every block. When the IF\_ADD\_INC bit is 1, the address used to read/write data is incremented at every block.

The function and the behavior of SDI and SDO remain unchanged.

### 6.5 SPI read

Figure 15: SPI read protocol



The SPI read command is performed with 16 clock pulses. The multiple byte read command is performed by adding blocks of 8 clock pulses to the previous one.

bit0: READ bit. The value is 1.


**bit1-7**: address AD(6:0). This is the address field of the indexed register.

**bit8-15**: data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

bit16-...: data DO(...-8). Further data in multiple byte reads.


LPS35HW Digital interfaces

Figure 16: Multiple byte SPI read protocol (2-byte example)



### 6.6 SPI write

Figure 17: SPI write protocol




The SPI write command is performed with 16 clock pulses. The multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.bit0: WRITE bit. The value is 0.bit1-7: address AD(6:0). This is the address field of the indexed register.

bit8-15: data DI(7:0) (write mode). This is the data that is written in the device (MSb first).

bit16-...: data DI(...-8). Further data in multiple byte writes.

Figure 18: Multiple byte SPI write protocol (2-byte example)






Digital interfaces LPS35HW

#### 6.7 SPI read in 3-wire mode

A 3-wire mode is entered by setting bit SIM to '1' (SPI serial interface mode selection) in CTRL\_REG1.

Figure 19: SPI read protocol in 3-wire mode



The SPI read command is performed with 16 clock pulses:

bit0: READ bit. The value is 1.

bit1-7: address AD(6:0). This is the address field of the indexed register.

**bit8-15**: data DO(7:0) (read mode). This is the data that is read from the device (MSb first). A multiple read command is also available in 3-wire mode.

# 7 Registers address map

Table 15 provides a quick overview of the 8-bit registers embedded in the device.

Table 15: Registers address map

Pagister name Type		Register address	Default	F
Register name	Туре	Hex	Binary	Function and comment
Reserved		00 -0A	-	Reserved
INTERRUPT_CFG	R/W	0B	00000000	
THS_P_L	R/W	0C	00000000	
THS_P_H	R/W	0D	00000000	
Reserved	-	0E	-	Reserved
WHO_AM_I	R	0F	10110001	Who am I
CTRL_REG1	R/W	10	00000000	
CTRL_REG2	R/W	11	00010000	
CTRL_REG3	R/W	12	00000000	Interrupt control
Reserved	-	13	-	Reserved
FIFO_CTRL	R/W	14	00000000	
REF_P_XL	R/W	15	00000000	
REF_P_L	R/W	16	00000000	
REF_P_H	R/W	17	00000000	
RPDS_L	R/W	18	00000000	
RPDS_H	R/W	19	00000000	
RES_CONF	R/W	1A	00000000	
Reserved	-	1B- 24	-	Reserved
INT_SOURCE	R	25	-	
FIFO_STATUS	R	26	-	
STATUS	R	27	-	
PRESS_OUT_XL	R	28	-	
PRESS_OUT_L	R	29	-	
PRESS_OUT_H	R	2A	-	
TEMP_OUT_L	R	2B	-	
TEMP_OUT_H	R	2C	-	
Reserved	-	2D- 32	-	Reserved
LPFP_RES	R	33	-	

Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.



To guarantee the proper behavior of the device, all register addresses not listed in the above table must not be accessed and the content stored in those registers must not be changed.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

LPS35HW Register description

# 8 Register description

The device contains a set of registers which are used to control its behavior and to retrieve pressure and temperature data. The register address, made up of 7 bits, is used to identify them and to read/write the data through the serial interface.

### 8.1 INTERRUPT\_CFG (0Bh)

#### Table 16: INTERRUPT\_CFG (0Bh) register

7	6	5	4	3	2	1	0
AUTORIFP	RESET_ARP	AUTOZERO	RESET_AZ	DIFF_EN	LIR	PLE	PHE

AUTORIFP	AUTORIFP: AutoRifP function enable. Default value: 0. (0: normal mode; 1:AutoRifP enabled)
RESET_ARP	Reset AutoRifP function. Default value: 0.(0: normal mode; 1: reset AutoRifP function)
AUTOZERO	Autozero enable. Default value: 0. (0: normal mode; 1:Autozero enabled)
RESET_AZ	Reset Autozero function. Default value: 0. (0: normal mode; 1: reset Autozero function)
DIFF_EN	Interrupt generation enable. Default value: 0 (0: interrupt generation disabled; 1: interrupt generation enabled)
LIR	Latch interrupt request to the INT_SOURCE register. Default value: 0. (0: interrupt request not latched; 1: interrupt request latched)
PLE	Enable interrupt generation on differential pressure low event. Default value: 0.(0: disable interrupt request; 1: enable interrupt request on measured differential pressure value lower than preset threshold)
PHE	Enable interrupt generation on differential pressure high event. Default value: 0. (0: disable interrupt request; 1: enable interrupt request on measured differential pressure value higher than preset threshold)

To generate an interrupt event based on a user defined threshold, DIFF\_EN bit must be set to '1' and the threshold values stored in THS\_P\_L (0Ch) and THS\_P\_H (0Dh).

When DIFF\_EN = '1', PHE bit or PLE bit or both bits have to be enabled. PHE and PLE bits enable the interrupt generation on the positive or negative event respectively.

When DIFF\_EN is enabled and AUTOZERO or AUTORIFP is enabled, the defined pressure threshold values in THS P (0Ch, 0Dh) is compared with:


P\_DIFF\_IN=measured pressure - pressure reference

The value of pressure reference is assigned depending on the AUTOZERO and AUTORIFP modes reported in the next two paragraphs.



Register description LPS35HW

Figure 20: "Threshold based" interrupt event



If AUTOZERO bit is set to '1', the measured pressure is used as reference on the register REF\_P (15h, 16h and 17h). From now on, the output pressure registers PRESS\_OUT (PRESS\_OUT\_H(2Ah), PRESS\_OUT\_L(29h) and PRESS\_OUT\_XL(28h)) are updated and the same value is also used for the interrupt generation: PRESS\_OUT = measured pressure - REF\_P

After the first conversion AUTOZERO bit is automatically set to '0'. To return back to normal mode, RESET\_AZ bit has to be set to '1'. This reset also the content of the REF\_P registers. If AUTORIFP bit is set to '1', the measured pressure is used as reference on the register REF\_P (15h, 16h and 17h). The output registers PRESS\_OUT (PRESS\_OUT\_H(2Ah), PRESS\_OUT\_L(29h) and PRESS\_OUT\_XL(28h)) show the difference between the measured pressure and the content of the RPDS registers (18h and 19h): PRESS\_OUT = measured pressure - RPDS\*256

After the first conversion AUTORIFP bit is automatically set to '0'. To return back to normal mode, RESET\_ARP bit has to be set to '1'.

### 8.2 THS\_P\_L (0Ch)

Least significant bits of the threshold value for pressure interrupt generation.

## 8.3 THS\_P\_H (0Dh)

Most significant bits of the threshold value for pressure interrupt generation.

7	6	5	4	3	2	1	0
THS15	THS14	THS13	THS12	THS11	THS10	THS9	THS8

THS[15:8]
-----------

#### 8.4 WHO AM I

Device Who am I

Table 17: WHO\_AM\_I register

7	6	5	4	3	2	1	0
1	0	1	1	0	0	0	1

LPS35HW Register description

## 8.5 CTRL\_REG1 (10h)

Control register 1

Table 18: CTRL\_REG1 (10h) register

7	6	5	4	3	2	1	0
0 <sup>a</sup>	ODR2	ODR1	ODR0	EN_LPFP	LPFP_CFG	BDU	SIM

ODR [2:0]	Output data rate selection. Default value: 000 Refer to <i>Table 19: "Output data rate bit configurations"</i> .
EN_LPFP	Enable low-pass filter on pressure data. Default value: 0 (0: Low-pass filter disabled; 1: Low-pass filter enabled)
LPFP_CFG	LPF_CFG: Low-pass configuration register. Default value:0 Refer to <i>Table 20: "Low-pass filter configurations"</i> .
BDU⁵	Block data update. Default value: 0 (0: continuous update; 1:output registers not updated until MSB and LSB have been read)
SIM	SPI Serial Interface Mode selection. Default value: 0(0: 4-wire interface; 1: 3-wire interface)

Table 19: Output data rate bit configurations

ODR2	ODR1	ODR0	Pressure (Hz)	Temperature (Hz)	
0	0	0	Power down / One shot mode enabled		
0	0	1	1 Hz	1 Hz	
0	1	0	10 Hz	10 Hz	
0	1	1	25 Hz	25 Hz	
1	0	0	50 Hz	50 Hz	
1	0	1	75 Hz	75 Hz	

When ODR bits are set to '000' the device is in **Power down mode**. When the device is in power-down mode, almost all internal blocks of the device are switched off to minimize power consumption. I<sup>2</sup>C interface is still active to allow communication with the device. The configuration registers content is preserved and output data registers are not updated, therefore keeping the last data sampled in memory before going into power- down mode.

If ONE\_SHOT bit in CTRL\_REG2(11h) is set to '1', **One-shot mode** is triggered and a new acquisition starts when it is required. This enabling is effective only if the device was previously in power-down mode (ODR bits set to '000'). Once the acquisition is completed and the output registers updated, the device automatically enters in power down mode. ONE\_SHOT bit self-clears itself.

When ODR bits are set to a value different than '000', the device is in **Continuous mode** and automatically acquires a set of data (pressure and temperature) at the frequency selected through ODR[2,0] bits.

7/

DocID029129 Rev 1

33/48

<sup>&</sup>lt;sup>a</sup> This bit must be set to '0' for proper operation of the device

<sup>&</sup>lt;sup>b</sup> To guarantee the correct behavior of BDU feature, th PRESS\_OUT\_H (2Ah) must be the last address read.

Register description LPS35HW

Once the additional low pass filter has been enable through the EN\_LPFP bit, it is possible to configure the device bandwidth acting on LPFP\_CFG bit. Refer to *Table 20: "Low-pass filter configurations"*.

Table 20: Low-pass filter configurations

EN_LPFP	LPFP_CFG	Additional low pass filter status	Device bandwidth
0	x	Disabled	ODR/2
1	0	Enabled	ODR/9
1	1	Enabled	ODR/20

The **BDU** bit is used to inhibit the update of the output registers between the reading of upper and lower register parts. In default mode (BDU = '0'), the lower and upper register parts are updated continuously. When the BDU is activated (BDU = '1'), the content of the output registers is not updated until PRESS\_OUT\_H is read, avoiding the reading of values related to different samples.

### 8.6 CTRL\_REG2 (11h)

Control register 2

7	6	5	4	3	2	1	0
воот	FIFO_EN	STOP_ON_FTH	IF_ADD_INC	I2C_DIS	SWRESET	0 <sup>a</sup>	ONE_SHOT

воот	Reboot memory content. Default value: 0. (0: normal mode; 1: reboot memory content). The bit is self-cleared when the BOOT is completed.
FIFO_EN	FIFO enable. Default value: 0.(0: disable; 1: enable)
STOP_ON_FTH	Stop on FIFO threshold. Enable FIFO watermark level use. Default value 0 (0: disable; 1: enable)
IF_ADD_INC	Register address automatically incremented during a multiple byte access with a serial interface (I2C or SPI). Default value 1.  (0: disable; 1enable)
I2C_DIS	Disable I2C interface. Default value 0. (0: I2C enabled;1: I2C disabled)
SWRESET	Software reset. Default value: 0. (0: normal mode; 1: software reset). The bit is self-cleared when the reset is completed.
ONE_SHOT	One-shot enable. Default value: 0. (0: idle mode; 1: anew dataset is acquired)

The **BOOT** bit is used to refresh the content of the internal registers stored in the Flash memory block. At device power-up the content of the Flash memory block is transferred to the internal registers related to the trimming functions to allow correct behavior of the device itself. If for any reason the content of the trimming registers is modified, it is sufficient to use this bit to restore the correct values. When the BOOT bit is set to '1', the content of the internal Flash is copied inside the corresponding internal registers and is used to calibrate the device. These values are factory trimmed and they are different for

DocID029129 Rev 1

34/48

<sup>&</sup>lt;sup>a</sup> This bit must be set to '0' for proper operation of the device.

LPS35HW Register description

every device. They allow correct behavior of the device and normally they should not be changed. At the end of the boot process the BOOT bit is set again to '0' by hardware. The BOOT bit takes effect after one ODR clock cycle.

**SWRESET** is the software reset bit. The following device registers (INTERRUPT\_CFG, THS\_P\_L, THS\_P\_H, CTRL\_REG1, CTRL\_REG2, CTRL\_REG3, FIFO\_CTRL, RIF\_P\_XL,RIF\_P\_L,RIF\_P\_H) are reset to the default value if the SWRESET bit is set to '1'. SWRESET bit comes back to '0' by hardware.

The **ONE\_SHOT** bit is used to start a new conversion when the ODR[2,0] bits in CTRL\_REG1(10h)are set to '000'. Writing a '1' in ONE\_SHOT triggers a single measurement of pressure and temperature. Once the measurement is done, the ONE\_SHOT bit will self-clear, the new data are available in the output registers, and the STATUS\_REG bits are updated.

## 8.7 CTRL\_REG3 (12h)

Control register 3 - INT\_DRDY pin control register

Table 21: CTRL\_REG3 (12h) register

7	6	5	4	3	2	1	0
INT_H_L	PP_OD	F_FSS5	F_FTH	F_OVR	DRDY	INT_S2	INT_S1

INT_H_L	Interrupt active-high/low. Default value: 0.(0: active high; 1: active low)
PP_OD	Push-pull/open drain selection on interrupt pads. Default value: 0. (0: push-pull; 1: open drain)
F_FSS5	FIFO full flag on INT_DRDY pin. Default value: 0. (0: Disable; 1: Enable)
F_FTH	FIFO threshold (Watermark) status on INT_DRDY pin. Default value: 0. (0: Disable; 1: Enable)
F_OVR	FIFO overrun interrupt on INT_DRDY pin. Default value: 0. (0: Disable; 1: Enable)
DRDY	Data-ready signal on INT_DRDY pin. Default value: 0. (0: Disable; 1: Enable)
INT_S[2:1]	Data signal on INT_DRDY pin control bits. Default value: 00. Refer to <i>Table 22:</i> "Interrupt configurations".

**Table 22: Interrupt configurations** 

INT_S2	INT_S1	INT_DRDY pin configuration				
0	0	Data signal (in order of priority: PTH_DRDY or F_FTH or F_OVR or F_FSSS5				
0	1	Pressure high (P_high)				
1	0	Pressure low (P_low)				
1	1	Pressure low OR high				

Register description LPS35HW

Interrupt Events

CTRL\_REG3 (12h)

New data set is available

FIFO Threshold (Watermark)

FIFO Overrun

FIFO Fult: 32 unread samples

Pressure higher than interrupt threshold

Pressure lover than interrupt threshold

Figure 21: Interrupt events on INT\_DRDY pin

# 8.8 FIFO\_CTRL (14h)

FIFO control register

Table 23: CTRL\_REG3 (12h) register

7	6	5	4	3	2	1	0
F_MODE2	F_MODE1	F_MODE0	WTM4	WTM3	WTM2	WTM1	WTM0

F_MODE[2:0]	FIFO mode selection. Default value: 000.  Refer to Table 24: "FIFO mode selection" and Section 6: "FIFO" for additional details.
WTM[4:0]	FIFO watermark level selection.

Table 24: FIFO mode selection

F_MODE2	F_MODE1	F_MODE0	FIFO mode selection
0	0	0	Bypass mode
0	0	1	FIFO mode
0	1	0	Stream mode
0	1	1	Stream-to-FIFO mode
1	0	0	Bypass-to-Stream mode
1	0	1	Reserved
1	1	0	Dynamic-Stream mode
1	1	1	Bypass-to-FIFO mode

LPS35HW Register description

# 8.9 **REF\_P\_XL** (15h)

Reference pressure (LSB data)

Table 25: REF\_P\_XL (15h) register

7	6	5	4	3	2	1	0
REFL7	REFL6	REFL5	REFL4	REFL3	REFL2	REFL1	REFL0

REFL[7:0]	This register contains the low part of the reference pressure value.
-----------	--

The Reference pressure value is a 24-bit data and it is composed of Section 10.11: "REF\_P\_H\_17h", Section 10.10: "REF\_P\_L\_16h" and Section 10.9: "REF\_P\_XL (15h)". The value is expressed as 2's complement.

The reference pressure value is used when AUTOZERO or AUTORIFP function is enabled(refer to the Section 10.7: "CTRL\_REG3 (12h)" register) and for the Autozero function (refer to the Section 10.1: "INTERRUPT\_CFG (0Bh)" register).

### 8.10 REF\_P\_L\_16h

Reference pressure (middle part)

Table 26: REF\_P\_L (16h) register

7	6	5	4	3	2	1	0
REFL15	REFL14	REFL13	REFL12	REFL11	REFL10	REFL9	REFL8

	This register contains the mid part of the reference pressure value.
REFL[15:8]	Refer to Section 10.9: "REF_P_XL (15h)".

## 8.11 REF\_P\_H\_17h

Reference pressure (MSB part)

Table 27: REF\_P\_H (17h) register

			_	_ , , ,			
7	6	5	4	3	2	1	0
REFL23	REFL22	REFL21	REFL20	REFL19	REFL18	REFL17	REFL16

	This register contains the high part of the reference pressure value.
REFL[23:16]	Refer to Section 10.9: "REF_P_XL (15h)".

Register description LPS35HW

### 8.12 RPDS L 18h

Pressure offset (LSB data)

#### Table 28: RPDS\_L (18h) register

7	6	5	4	3	2	1	0
RPDS7	RPDS6	RPDS5	RPDS4	RPDS3	RPDS2	RPDS1	RPDS0

RPDS[7:0]	This register contains the low part of the pressure offset value.
-----------	---

If, after the soldering of the component, a residual offset is still present, it can be removed with a one-point calibration.

After the soldering, the measured offset can be stored in the Section 10.13: "RPDS\_H\_19h" and Section 10.12: "RPDS\_L\_18h" registers and automatically subtracted from the pressure output registers: the output pressure register PRESS\_OUT (28h, 29h and 2Ah) is provided as the difference between the measured pressure and the content of the register 256\*RPDS (18h, 19h)\*.

\*DIFF EN = '0', AUTOZERO = '0', AUTORIFP = '0'

#### 8.13 RPDS\_H\_19h

Pressure offset (MSB data)

#### Table 29: RPDS\_H (19h) register

7	6	5	4	3	2	1	0
RPDS15	RPDS14	RPDS13	RPDS12	RPDS11	RPDS10	RPDS9	RPDS8

	This register contains the high part of the pressure offset value.
RPDS[15:8]	Refer to Section 10.12: "RPDS_L_18h"

### 8.14 RES\_CONF\_1Ah

Low-power mode configuration

#### Table 30: RES\_CONF (1Ah) register

7	6	5	4	3	2	1	0
0 (1)	0(1)	0(1)	0(1)	0(1)	0(1)	Reserved (2)	LC_EN

#### Notes:

<sup>(1)</sup>These bits must be set to '0' for proper operation of the device.

(2)The content of this bit must not be modified for proper operation of the device

	Low current mode enable. Default 0.
LC_EN (1)	0: Normal mode (low-noise mode); 1: Low-current mode).

#### Notes:

<sup>(1)</sup>The LC\_EN bit must be changed only with the device in power down and not during operation. Once LC\_EN bit is configured, it affects both One-shot mode and Continuous mode.

38/48 DocID029129 Rev 1

LPS35HW Register description

# 8.15 INT\_SOURCE\_25h

Interrupt source

Table 31: INT\_SOURCE (25h) register

7	6	5	4	3	2	1	0
BOOT_STATUS	0	0	0	0	IA	PL	PH

BOOT_STATUS	If '1' indicates that the Boot (Reboot) phase is running.
IA	Interrupt active. (0: no interrupt has been generated; 1: one or more interrupt events have been generated).
PL	Differential pressure Low. (0: no interrupt has been generated; 1: Low differential pressure event has occurred).
PH	Differential pressure High. (0: no interrupt has been generated; 1: High differential pressure event has occurred).

# 8.16 FIFO\_STATUS\_26h

FIFO status

Table 32: FIFO\_STATUS (26h) register

7	6	5	4	3	2	1	0
FTH_FIFO	OVR	FSS5	FSS4	FSS3	FSS2	FSS1	FSS0

	FIFO threshold status.
FTH_FIFO	(0: FIFO filling is lower than treshold level,
	1: FIFO filling is equal or higher than treshold level).
	FIFO overrun status.
OVR	(0: FIFO is not completely full;
	1: FIFO is full and at least one sample in the FIFO has been overwritten).
E00[E:0]	FIFO stored data level.
FSS[5:0]	(000000: FIFO empty, 100000: FIFO is full and has 32 unread samples).

Table 33: FIFO\_STATUS example: OVR/FSS details

FTH	OVRN	FSS5	FSS4	FSS3	FSS2	FSS1	FSS0	Description		
0	0	0	0	0	0	0	0	FIFO empty		
(1)	0	0	0	0	0	0	1	1 unread sample		
(1)	0	1	0	0	0	0	0	32 unread sample		

577

DocID029129 Rev 1

39/48

Register description LPS35HW

FTH	OVRN	FSS5	FSS4	FSS3	FSS2	FSS1	FSS0	Description
1	1	1	0	0	0	0	0	At least one sample have been overwritten

#### Notes:

(1)When the number of unread samples in FIFO is greater than the threshold level set in register Section 10.8: "FIFO\_CTRL (14h)", FTH value is '1'.

### 8.17 STATUS\_27h

Status register

Table 34: STATUS (27h) register

7	6	5	4	3	2	1	0
		T_OR	P_OR			T_DA	P_DA

T_OR	Temperature data overrun.  (0: no overrun has occurred;  1: a new data for temperature has overwritten the previous one)
P_OR	Pressure data overrun. (0: no overrun has occurred; 1: new data for pressure has overwritten the previous one)
T_DA	Temperature data available. (0: new data for temperature is not yet available; 1: new data for temperature is available)
P_DA	Pressure data available. (0: new data for pressure is not yet available; 1: new data for pressure is available)

This register is updated every ODR cycle.

#### 8.18 PRESS\_OUT\_XL\_28h

Pressure output value (LSB)

Table 35: PRESS\_OUT\_XL (28h) register

7	6	5	4	3	2	1	0		
POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0		

POUT[7:0] This register contains the low part of the pressure output value.	
---	--

The pressure output value is a 24-bit data that contains the measured pressure. It is composed of Section 10.20: "PRESS\_OUT\_H\_2Ah", Section 10.19: "PRESS\_OUT\_L\_29h" and Section 10.18: "PRESS\_OUT\_XL\_28h". The value is expressed as 2's complement.

The output pressure register PRESS\_OUT is provided as the difference between the measured pressure and the content of the register RPDS (18h, 19h)\*.

40/48 DocID029129 Rev 1

LPS35HW Register description

Please refer to section *Section 5.4: "How to interpret pressure readings"* for additional info. \*DIFF\_EN = '0', AUTOZERO = '0', AUTORIFP = '0'



Register description LPS35HW

## 8.19 PRESS\_OUT\_L\_29h

Pressure output value (mid part)

#### Table 36: PRESS\_OUT\_L (29h) register

7	6	5	4	3	2	1	0
POUT15	POUT14	POUT13	POUT12	POUT11	POUT10	POUT9	POUT8

	This register contains the mid part of the pressure output value.
POUT[15:8]	Refer to Section 10.18: "PRESS_OUT_XL_28h".

# 8.20 PRESS\_OUT\_H\_2Ah

Pressure output value (MSB)

7	6	5	4	3	2	1	0
POUT23	POUT22	POUT21	POUT20	POUT19	POUT18	POUT17	POUT16

	This register contains the low part of the pressure output value.
POUT[23:16]	Refer to Section 10.18: "PRESS_OUT_XL_28h".

## 8.21 TEMP\_OUT\_L\_2Bh

Temperature output value (LSB)

#### Table 37: TEMP\_OUT\_L (2Bh) register

7	6	5	4	3	2	1	0
TOUT7	TOUT6	TOUT5	TOUT4	TOUT3	TOUT2	TOUT1	TOUT0

TOUT[7:0]	This register contains the low part of the temperature output value.
-----------	--

The temperature output value is a 16-bit data that contains the measured temperature. It is composed of *Section 10.22: "TEMP\_OUT\_H\_2Ch"*, and *Section 10.21: "TEMP\_OUT\_L\_2Bh"*. The value is expressed as 2's complement.

Downloaded from Arrow.com.

LPS35HW Register description

# 8.22 TEMP\_OUT\_H\_2Ch

Temperature output value (MSB)

Table 38: TEMP\_OUT\_H (2Ch) register

7	6	5	4	3	2	1	0
TOUT15	TOUT14	TOUT13	TOUT12	TOUT11	TOUT10	TOUT9	TOUT8

TOUT[15:8]	This register contains the high part of the temperature output value.
------------	---

The temperature output value is a 24-bit data that contains the measured temperature. It is composed of *Section 10.20: "PRESS\_OUT\_H\_2Ah"*, and *Section 10.18: "PRESS\_OUT\_XL\_28h"*. The value is expressed as 2's complement.

## 8.23 LPFP\_RES\_33h

Low-pass filter reset register.

If the LPFP is active, in order to avoid the transitory phase, the filter can be reset by reading this register before getting out pressure measurements.

Package information LPS35HW

# 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 9.1 CCLGA10L package information

Pin1 Laser

Mark area

PICK AREA

CLUE SEALING AREA

CLUE SEALING AREA

Dimensions are in millimeter unless otherwise specified

Figure 22: Ceramic CCLGA 10L package outline

Table 39: CCLGA (3.5 x 3.5 x 1.85 mm) package mechanical data

rans our object (or a resolution) parentage mountained and					
Item	Dimension (mm)	Tolerance (mm)			
Length	3.5	±0.15			
Width	3.5	±0.15			
Height	1.85	±0.15			

LPS35HW Package information





Figure 23: CCLGA - 10L (3.5 x 3.5 x 1.85 mm) water resistance details

# 9.2 CCLGAA10L packing information

Figure 24: Carrier tape information for CCLGA10L package



Package information LPS35HW

Figure 25: CCLGA10L tape and reel package orientation




Figure 26: Reel information carrier tape CCLGA10L package




Table 40: Reel dimensions for carrier tape of CCLGA10L package

The state of the s				
Reel dimensions (mm)				
A (max)	330			
B (min)	1.5			
С	13 ±0.25			
D (min)	20.2			
N (min)	60			
G	12.4 +2/-0			
T (max)	18.4			

LPS35HW Revision history

# 10 Revision history

**Table 41: Document revision history** 

Date	Version	Changes
18-Jul-2016	1	Initial release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

