Contents HVLED815PF

Contents

1	Princ	Principle application circuit and block diagram 4					
	1.1	Principle application circuit	4				
	1.2	Block diagram	6				
2	Pin d	description and connection diagrams	7				
	2.1	Pin description	7				
	2.2	Thermal data	8				
3	Elect	trical specifications	9				
	3.1	Absolute maximum ratings	9				
	3.2	Electrical characteristics	9				
4	Devi	ce description	. 14				
	4.1	Application information	14				
	4.2	Power section and gate driver	15				
	4.3	High voltage startup generator	16				
	4.4	Secondary side demagnetization detection and triggering block	17				
	4.5	Constant current operation	19				
	4.6	Constant voltage operation	21				
	4.7	Voltage feedforward block	22				
	4.8	Burst mode operation at no load or very light load	24				
	4.9	Soft-start and starter block	25				
	4.10	Hiccup mode OCP	25				
	4.11	High power factor implementation	26				
	4.12	Layout recommendations	29				
5	Pack	age information	. 31				
6	Revi	sion history	. 33				



HVLED815PF List of figures


List of figures

Figure 1.	Application circuit for high power factor LED driver - single range input	4
Figure 2.	Application circuit for standard LED driver	5
Figure 3.	Block diagram	6
Figure 4.	Pin connection (top view)	
Figure 5.	OFF-state drain and source current test circuit	11
Figure 6.	C _{OSS} output capacitance variation	12
Figure 7.	Startup current test circuit	12
Figure 8.	Quiescent current test circuit	12
Figure 9.	Operating supply current test circuit	13
Figure 10.	Quiescent current during fault test circuit	13
Figure 11.	Multi-mode operation of HVLED815PF (constant voltage operation)	15
Figure 12.	High voltage start-up generator: internal schematic	16
Figure 13.	Timing diagram: normal power-up and power-down sequences	17
Figure 14.	DMG block, triggering block	17
Figure 15.	Drain ringing cycle skipping as the load is progressively reduced	18
Figure 16.	Current control principle	19
Figure 17.	Constant current operation: switching cycle waveforms	19
Figure 18.	Voltage control principle: internal schematic	
Figure 19.	Feedforward compensation: internal schematic	23
Figure 20.	Load-dependent operating modes: timing diagrams	25
Figure 21.	Hiccup mode OCP: timing diagram	26
Figure 22.	High power factor implementation connection - single range input	27
Figure 23.	Suggested routing for the LED driver	30
Figure 24.	SO16N package outline	31
Figure 25.	SO16N recommended footprint (dimensions are in mm)	32




Principle application circuit and block diagram

Principle application circuit








5//

DocID023409 Rev 5



2 Pin description and connection diagrams

SOURCE[16 DRAIN CS [**DRAIN** 15 VCC [**DRAIN** 14 GND[**DRAIN** 13 ILED[N.C. 12 DMG] N.A. 11 COMP[N.A. 10 N.A. 9 N.A. AM13210v1

Figure 4. Pin connection (top view)

2.1 Pin description

Table 2. Pin description

No.	Name	Function
1	SOURCE	Source connection of the internal power section.
2	CS	Current sense input. Connect this pin to the SOURCE pin (through an R_1 resistor) to sense the current flowing in the MOSFET through an $R_{\rm SENSE}$ resistor connected to GND. The CS pin is also connected through dedicated $R_{\rm OS}$, $R_{\rm PF}$ resistors to the input and auxiliary voltage, in order to modulate the input current flowing in the MOSFET according to the input voltage and therefore achieving a high power factor. See Section 4.11: High power factor implementation on page 26 for more details. The resulting voltage is compared with the voltage on the ILED pin to determine MOSFET turnoff. The pin is equipped with 250 ns blanking time after the gate drive output goes high for improved noise immunity. If a second comparison level located at 1 V is exceeded, the IC is stopped and restarted after $V_{\rm CC}$ has dropped below 5 V.
3	VCC	Supply voltage of the device. A capacitor, connected between this pin and ground, is initially charged by the internal high voltage startup generator; when the device is running, the same generator keeps it charged in case the voltage supplied by the auxiliary winding is not sufficient. This feature is disabled in case a protection is tripped. A small bypass capacitor (100 nF typ.) to GND may be useful to get a clean bias voltage for the signal part of the IC.

577

DocID023409 Rev 5

Table 2. Pin description (continued)

No.	Name	Function
4	GND	Ground. Current return for both the signal part of the IC and the gate drive. All of the ground connections of the bias components should be tied to a trace going to this pin and kept separate from any pulsed current return.
5	ILED	Constant current (CC) regulation loop reference voltage. An external capacitor C _{LED} is connected between this pin and GND. An internal circuit develops a voltage on this capacitor that is used as the reference for the MOSFET's peak drain current during CC regulation. The voltage is automatically adjusted to keep the average output current constant.
6	DMG	Transformer demagnetization sensing for quasi-resonant operation and output voltage monitor. A negative-going edge triggers the MOSFET turn-on, to achieve quasi-resonant operation (zero voltage switching). The pin voltage is also sampled-and-held right at the end of transformer demagnetization to get an accurate image of the output voltage to be fed to the inverting input of the internal, transconductance-type, error amplifier, whose non-inverting input is referenced to 2.5 V. The maximum I _{DMG} sunk/sourced current must not exceed ± 2 mA (AMR) in all the V _{IN} range conditions. No capacitor is allowed between the pin and the auxiliary transformer.
7	COMP	Output of the internal transconductance error amplifier. The compensation network is placed between this pin and GND to achieve stability and good dynamic performance of the voltage control loop.
8	N. A.	Not available. These pins must be connected to GND.
9 - 11	N. A.	Not available. These pins must be left not connected.
12	N. C.	Not internally connected. Provision for clearance on the PCB to meet safety requirements.
13 - 16	DRAIN	Drain connection of the internal power section. The internal high voltage startup generator sinks current from this pin as well. Pins connected to the internal metal frame to facilitate heat dissipation.

2.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Max. value	Unit
R_{thJP}	Thermal resistance, junction to pin	10	°C/W
R _{thJA}	Thermal resistance, junction to ambient	110	°C/W
P _{TOT}	Maximum power dissipation at T _A = 50 °C	0.9	W
T _{STG}	Storage temperature range	-55 to 150	°C
T _J	Junction temperature range	-40 to 150	°C

3 Electrical specifications

3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Pin	Pin Parameter Va		Unit
V_{DS}	1, 13 - 16	Drain-to-source (ground) voltage	-1 to 800	V
I _D	1, 13 - 16	Drain current ⁽¹⁾	1	Α
Eav	1, 13 - 16	Single pulse avalanche energy $(T_J = 25 ^{\circ}\text{C}, I_D = 0.7 \text{A})$	50	mJ
V _{CC}	3	Supply voltage (I _{CC} < 25 mA)	Self limiting	V
I _{DMG}	6	Zero current detector current	±2	mA
V _{CS}	2	Current sense analog input	-0.3 to 3.6	V
V_{COMP}	7	Analog input	-0.3 to 3.6	V

^{1.} Limited by maximum temperature allowed.

3.2 Electrical characteristics

Table 5. Electrical characteristics^{(1) (2)}

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
Power section	Power section						
V _{(BR)DSS}	Drain-source breakdown	I _D < 100 μA; T _J = 25 °C	800			V	
I _{DSS}	OFF-state drain current	$V_{DS} = 750 \text{ V}; T_{J} = 125 \text{ °C}^{(3)}$ See <i>Figure 5</i>			80	μA	
П	Drain-source ON-state resistance	I _D = 250 mA; T _J = 25 °C		6	7.4	Ω	
R _{DS(on)}	Dialii-source Oiv-state resistance	$I_D = 250 \text{ mA}; T_J = 125 °C^{(3)}$			14.8	1 12	
C _{OSS} Effective (energy related) output capacitance		(3) See Figure 6					
High voltage	startup generator						
V _{START}	Min. drain start voltage	I _{CHARGE} < 100 μA	40	50	60	V	
I _{CHARGE}	V _{CC} startup charge current	V _{DRAIN} > V _{Start} ; V _{CC} < V _{CCOn} T _J = 25 °C	4	5.5	7	mA	
		V _{DRAIN} > V _{Start} ; V _{CC} <v<sub>CCOn</v<sub>	+/- 10%				
M	V _{CC} restart voltage	(4)	9.5	10.5	11.5	V	
V _{CC_RESTART}	(V _{CC} falling)	After protection tripping		5			
Supply voltag	je		1		1		
V _{CC}	Operating range	After turn-on	11.5		23		
V _{CC_ON}	Turn-on threshold	(4)	12	13	14	V	



DocID023409 Rev 5

Table 5. Electrical characteristics⁽¹⁾ (2) (continued)

VCC_OFF	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
Supply current IcSTART-UP Startup current See Figure 7 200 300 μA Iq Quiescent current See Figure 8 1 1 1.4 mA IcSTART_UP Pault quiescent current See Figure 9 1.4 1.7 mA Iq_(rault) Fault quiescent current See Figure 10 250 350 μA Startup timer T_START Start timer period 105 140 175 μs Start timer period during burst mode 420 500 700 μs Demagnetization detector Ipmgb Input bias current VDMG = 0.1 to 3 V 0.1 1 μs VDMGH Upper clamp voltage IpMG = -1 mA 3.0 3.3 3.6 V VDMGH Upper clamp voltage IpMG = -1 mA -90 -60 -30 mV VDMGA Arming voltage Positive-going edge 50 60 70 mV	V _{CC_OFF}	Turn-off threshold	(4)	9	10	11	V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _Z	Internal Zener voltage	I _{CC} = 20 mA	23	25	27	V	
Iq Quiescent current See Figure 8 1 1.4 mA Icc Operating supply current at 50 kHz See Figure 9 1.4 1.7 mA Iq _(fault) Fault quiescent current See Figure 10 250 350 μA Startup timer TSTART Start timer period TSTART Start timer period during burst mode TSTART Start timer period during burst mode TSTART Magnetization TRESTART Magnetization TRESTART Magnetization TSTART Magnetization Magn	Supply currer	nt			I.	I.	1	
Ico	I _{CC_START-UP}	Startup current	See Figure 7		200	300	μA	
In the property In the	lq	Quiescent current	See Figure 8		1	1.4	mA	
	I _{CC}		See Figure 9		1.4	1.7	mA	
$ T_{START} Start timer period \\ T_{RESTART} Restart timer period during burst \\ mode \\ $	Iq _(fault)	Fault quiescent current	See Figure 10		250	350	μA	
$T_{RESTART} \begin{array}{ c c c c } \hline T_{RESTART} & Restart timer period during burst \\ \hline mode & & & & & & & & & & & & & & & & & & &$	Startup timer				•	•	,	
Demagnetization detector I _{Dmgb} Input bias current V _{DMG} = 0.1 to 3 V 0.1 1 μA V _{DMGH} Upper clamp voltage I _{DMG} = 1 mA 3.0 3.3 3.6 V V _{DMGH} Upper clamp voltage I _{DMG} = -1 mA -90 -60 -30 mV V _{DMGA} Arming voltage Positive-going edge 100 110 120 mV V _{DMGA} Arming voltage Positive-going edge 50 60 70 mV V _{DMGT} Triggering voltage Negative-going edge 50 60 70 mV V _{DMGT} Trigger blanking time after V _{COMP} ≥ 1.3 V 6 μs μs V _{COMP} = 0.9 V 30 μs V _{COMP} = 1.65 V V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V, V _{COMP} = 1.65 V V _{COMP} V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V, V _{COMP} = 1.65 V V _{COMP} V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V, V _{COMP} = 1.65 V V _{COMP} V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V V _{COMP} Upper COMP voltage V _{DMG} = 2.7 V Upper COMP voltage V _{DMG} = 2.7 V	T _{START}	Start timer period		105	140	175	μs	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	T _{RESTART}			420	500	700	μs	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Demagnetizat	tion detector			I.	I.		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{Dmgb}	Input bias current	V _{DMG} = 0.1 to 3 V		0.1	1	μA	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Upper clamp voltage	I _{DMG} = 1 mA	3.0	3.3	3.6	V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{DMGL}	Lower clamp voltage	I _{DMG} = - 1 mA	-90	-60	-30	mV	
$T_{BLANK} \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{DMGA}	Arming voltage	Positive-going edge	100	110	120	mV	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{DMGT}	Triggering voltage	Negative-going edge	50	60	70	mV	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-	Trigger blanking time after	$V_{COMP} \ge 1.3 \text{ V}$		6			
$ \begin{array}{ c c c c c c } \hline R_{FF} & Equivalent feedforward resistor & I_{DMG} = 1 \text{ mA} & 45 & \Omega \\ \hline \hline \textbf{Transconductance error amplifier} \\ \hline \\ V_{REF} & Voltage reference & \hline \\ & & & & & & & & & & & & & & & & &$	^I BLANK		V _{COMP} = 0.9 V		30		- µs	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Line feedforw	vard			I.	I.		
$V_{REF} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	R _{FF}	Equivalent feedforward resistor	I _{DMG} = 1 mA		45		Ω	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Transconduct	tance error amplifier			I	I		
			T _J = 25 °C	2.45	2.51	2.57		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{REF}	Voltage reference		2.4		2.6	V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	gm	Transconductance		1.3	2.2	3.2	ms	
$I_{COMP} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Gv	Voltage gain	(5) Open loop		73		dB	
ICOMP Sink current $V_{DMG} = 2.7 \text{ V}, V_{COMP} = 1.65 \text{ V}$ 400 750 μA V_{COMPH} Upper COMP voltage $V_{DMG} = 2.3 \text{ V}$ 2.7 V V_{COMPL} Lower COMP voltage $V_{DMG} = 2.7 \text{ V}$ 0.7 V V_{COMPBM} Burst mode threshold 1 V	GB	Gain-bandwidth product	(5)		500		KHz	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	Source current	V _{DMG} = 2.3 V, V _{COMP} = 1.65 V	70	100		μA	
V_{COMPL} Lower COMP voltage V_{DMG} = 2.7 V 0.7 V V_{COMPBM} Burst mode threshold 1 V	ICOMP	Sink current	V _{DMG} = 2.7 V, V _{COMP} = 1.65 V	400	750		μΑ	
V _{COMPBM} Burst mode threshold 1 V	V _{COMPH}	Upper COMP voltage	V _{DMG} = 2.3 V		2.7		V	
V _{COMPBM} Burst mode threshold 1 V	V _{COMPL}	Lower COMP voltage	V _{DMG} = 2.7 V		0.7		V	
Hys Burst mode hysteresis 65 mV		Burst mode threshold			1		V	
	Hys	Burst mode hysteresis			65		mV	



		()	,			
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Current refe	rence	•			1	
V _{ILEDx}	Maximum value	V _{COMP} = V _{COMPL}	1.5	1.6	1.7	V
V _{CLED}	Current reference voltage	$^{(6)}$ V _{ILED} = 0.41 V, V _{DMG} = 0 V; T _J = 25 °C	207.76	212	216.24	mV
Current sen	se					
t _{LEB}	Leading-edge blanking	(5)		330		ns
T _D	Delay-to-output (H-L)			90	200	ns
V _{CSx}	Max. clamp value	(4) dVcs/dt = 200 mV/µs	0.7	0.75	0.8	V
V _{CSdis}	Hiccup mode OCP level	(4)	0.92	1	1.08	V

Table 5. Electrical characteristics⁽¹⁾ (continued)

- 1. V_{CC} = 14 V (unless otherwise specified).
- 2. Limits are production tested at T_J = T_A = 25 °C, and are guaranteed by statistical characterization in the range T_J -25 to +125 °C.
- 3. Not production tested, guaranteed statistical characterization only.
- 4. Parameters tracking each other (in the same section).
- 5. Guaranteed by design.
- 6. Production tested only.




Figure 5. OFF-state drain and source current test circuit

Note: The measured I_{DSS} is the sum between the current across the startup resistor and the effective MOSFET's OFF-state drain current.

600 500 Coss [pF] 400 300 200 100 0 0 25 50 75 100 125 150 Vds [V] AM13212v1

Figure 6. C_{OSS} output capacitance variation

Figure 7. Startup current test circuit





Figure 8. Quiescent current test circuit






Figure 9. Operating supply current test circuit

Note: The circuit across the DMG pin is used for switch on synchronization.




Figure 10. Quiescent current during fault test circuit

4 Device description

The HVLED815PF device is a high voltage primary switcher intended for operating directly from the rectified mains with minimum external parts to provide high power factor (> 0.90) and an efficient, compact and cost effective solution for LED driving. It combines a high-performance low voltage PWM controller chip and an 800 V, avalanche rugged Power MOSFET, in the same package.

The PWM is a current mode controller IC specifically designed for ZVS ("Zero Voltage Switching") flyback LED drivers, with constant output current (CC) regulation using primary sensing feedback (PSR). This eliminates the need for the optocoupler, the secondary voltage reference, as well as the current sense on the secondary side, while still maintaining a good LED current accuracy. Moreover, it guarantees a safe operation when short-circuit of one or more LEDs occurs.

The device can also provide a constant output voltage regulation (CV): it allows the application to be able to work safely when the LED string opens due to a failure.

In addition, the device offers the shorted secondary rectifier (i.e. LED string shorted due to a failure) or transformer saturation detection.

Quasi-resonant operation is achieved by means of a transformer demagnetization sensing input that triggers MOSFET turn-on. This input serves also as both output voltage monitor, to perform CV regulation, and input voltage monitor, to achieve mains-independent CC regulation (line voltage feedforward).

The maximum switching frequency is top limited below 166 kHz, so that at medium-light load a special function automatically lowers the operating frequency while still maintaining the operation as close to ZVS as possible. At very light load, the device enters a controlled burst mode operation that, along with the built-in high voltage startup circuit and the low operating current of the device, helps minimize the residual input consumption.

Although an auxiliary winding is required in the transformer to correctly perform CV/CC regulation, the chip is able to power itself directly from the rectified mains. This is useful especially during CC regulation, where the flyback voltage generated by the winding drops.

4.1 Application information

The device is an off-line LED driver with all-primary sensing, based on quasi-resonant flyback topology, with high power factor capability. In particular, using different application schematic the device is able to provide a compact, efficient and cost-effective LED driver solution with high power factor (PF > 0.9 - see application schematic in *Figure 1 on page 4*) or with standard power factor (PF > 0.5/0.6 - see application schematic in *Figure 2 on page 5*), based on the specific application requirements.

Referring to the application schematic in *Figure 1*, the IC modulates the input current according to the input voltage providing the high power factor capability (PF > 0.9) keeping a good line regulation. This application schematic is intended for a single range input voltage.

For wide range application a different reference schematic can be used; refer to AN4346 application note for further details.

577

Moreover, the device is able to work in different modes depending on the LED's driver load condition (see *Figure 11*):

- 1. QR mode at heavy load. Quasi-resonant operation lies in synchronizing MOSFET's turn-on to the transformer's demagnetization by detecting the resulting negative-going edge of the voltage across any winding of the transformer. Then the system works close to the boundary between discontinuous (DCM) and continuous conduction (CCM) of the transformer. As a result, the switching frequency is different for different line/load conditions (see the hyperbolic-like portion of the curves in *Figure 11*). Minimum turn-on losses, low EMI emission and safe behavior in short-circuit are the main benefits of this kind of operation.
- Valley-skipping mode at medium/ light load. Depending on voltage on COMP pin, the
 device defines the maximum operating frequency of the converter. As the load is
 reduced, MOSFET's turn-on does not occur any more on the first valley but on the
 second one, the third one and so on. In this way the switching frequency is no longer
 increased (piecewise linear portion in *Figure 11*).
- 3. Burst mode with no or very light load. When the load is extremely light or disconnected, the converter enters a controlled on/off operation with constant peak current. Decreasing the load result in frequency reduction, which can go down even to few hundred hertz, thus minimizing all frequency-related losses and making it easier to comply with energy saving regulations or recommendations. Being the peak current very low, no issue of audible noise arises.




Figure 11. Multi-mode operation of HVLED815PF (constant voltage operation)

4.2 Power section and gate driver

The power section guarantees safe avalanche operation within the specified energy rating as well as high dv/dt capability. The Power MOSFET has a V_{DSS} of 800 V min. and a typical $R_{DS(on)}$ of 6 Ω .

The internal gate driver of the Power MOSFET is designed to supply a controlled gate current during both turn-on and turn-off in order to minimize common mode EMI. Under UVLO conditions an internal pull-down circuit holds the gate low in order to ensure that the Power MOSFET cannot be turned on accidentally.



DocID023409 Rev 5

4.3 High voltage startup generator

Figure 12 shows the internal schematic of the high voltage start-up generator (HV generator). It includes an 800 V-rated N-channel MOSFET, whose gate is biased through the series of a 12 $\rm M\Omega$ resistor and a 14 V Zener diode, with a controlled, temperature compensated current generator connected to its source.

The HV generator input is in common with the DRAIN pins, while its output is the supply pin of the device (VCC pin). A mains "UVLO" circuit (separated from the UVLO of the device that sense VCC) keeps the HV generator off if the drain voltage is below V_{START} (50 V typical value).




Figure 12. High voltage start-up generator: internal schematic

With reference to the timing diagram of *Figure 13*, when power is applied to the circuit and the voltage on the input bulk capacitor is high enough, the HV generator is sufficiently biased to start operating, thus it will draw about $5.5 \, \text{mA}$ (typical) to the V_{CC} capacitor.

Most of this current will charge the bypass capacitor connected between the VCC pin and ground and make its voltage rise linearly. As soon as the VCC pin voltage reaches the V_{CC_ON} turn on threshold (13 V typ.) the chip starts operating, the internal Power MOSFET is enabled to switch and the HV generator is cut off by the Vcc_OK signal asserted high. The IC is powered by the energy stored in the V_{CC} capacitor.

The chip is able to power itself directly from the rectified mains: when the voltage on the VCC pin falls below $V_{CC_RESTART}$ (10.5 V typ.), during each MOSFET's off-time the HV current generator is turned on and charges the supply capacitor until it reaches the V_{CC_ON} threshold.

In this way, the self-supply circuit develops a voltage high enough to sustain the operation of the device. This feature is useful especially during constant current (CC) regulation, when the flyback voltage generated by the auxiliary winding alone may not be able to keep VCC pin above V_{CC} RESTART.

577




Figure 13. Timing diagram: normal power-up and power-down sequences

4.4 Secondary side demagnetization detection and triggering block

The demagnetization detection (DMG) and triggering blocks switch on the Power MOSFET if a negative-going edge falling below 50 mV is applied to the DMG pin. To do so, the triggering block must be previously armed by a positive-going edge exceeding 100 mV.

This feature is used to detect transformer demagnetization for QR operation, where the signal for the DMG input is obtained from the transformer's auxiliary winding used also to supply the IC.




Figure 14. DMG block, triggering block

The triggering block is blanked after MOSFET's turn-off to prevent any negative-going edge that follows leakage inductance demagnetization from triggering the DMG circuit



erroneously. This T_{BLANK} blanking time is dependent on the voltage on COMP pin: it is T_{BLANK} = 30 μ s for V_{COMP} = 0.9 V, and decreases almost linearly down to T_{BLANK} = 6 μ s for V_{COMP} = 1.3 V.

The voltage on the pin is both top and bottom limited by a double clamp, as illustrated in the internal diagram of the DMG block of *Figure 14*. The upper clamp is typically located at 3.3 V, while the lower clamp is located at -60 mV. The interface between the pin and the auxiliary winding will be a resistor divider. Its resistance ratio as well as the individual resistance values will be properly chosen (see *Section 4.6*, *Section 4.7 on page 22* and *Section 4.11 on page 26*).

Please note that the maximum I_{DMG} sunk/sourced current has to not exceed ±2 mA (AMR) in all the V_{IN} range conditions. No capacitor is allowed between DMG pin and the auxiliary transformer.

The switching frequency is top limited below 166 kHz, as the converter's operating frequency tends to increase excessively at light load and high input voltage.

A starter block is also used to start up the system, that is, to turn on the MOSFET during converter power-up, when no or a too small signal is available on the DMG pin. The starter frequency is 2 kHz if COMP pin is below burst mode threshold, i.e. 1 V, while it becomes 8 kHz if this voltage exceeds this value.

After the first few cycles initiated by the starter, as the voltage developed across the auxiliary winding becomes large enough to arm the DMG circuit, MOSFET's turn-on will start to be locked to transformer demagnetization, hence setting up QR operation. The starter is activated also when the IC is in "Constant Current" regulation and the output voltage is not high enough to allow the DMG triggering.

If the demagnetization completes - hence a negative-going edge appears on the DMG pin - after a time exceeding time T_{BLANK} from the previous turn-on, the MOSFET will be turned on again, with some delay to ensure minimum voltage at turn-on. If, instead, the negative-going edge appears before T_{BLANK} has elapsed, it will be ignored and only the first negative-going edge after T_{BLANK} will turn-on the MOSFET. In this way one or more drain ringing cycles will be skipped (""valley-skipping mode", *Figure 15*) and the switching frequency will be prevented from exceeding $1/T_{BLANK}$.




Figure 15. Drain ringing cycle skipping as the load is progressively reduced

Note:

That when the system operates in valley skipping-mode, uneven switching cycles may be observed under some line/load conditions, due to the fact that the OFF-time of the MOSFET is allowed to change with discrete steps of one ringing cycle, while the OFF-time needed for cycle-by-cycle energy balance may fall in between. Thus one or more longer switching cycles will be compensated by one or more shorter cycles and vice versa. However, this mechanism is absolutely normal and there is no appreciable effect on the performance of the converter or on its output voltage.



4.5 Constant current operation

Figure 16 presents the principle used for controlling the average output current of the flyback converter.

The voltage of the auxiliary winding is used by the demagnetization block to generate the control signal for the internal MOSFET switch Q. A resistor R in series with it absorbs a current equal to $V_{ILED/R}$, where V_{ILED} is the voltage developed across the capacitor C_{LED} capacitor.

The flip-flop's output is high as long as the transformer delivers current on secondary side. This is shown in *Figure 17*.





Figure 17. Constant current operation: switching cycle waveforms





DocID023409 Rev 5

The capacitor C_{LED} has to be chosen so that its voltage V_{ILED} can be considered as a constant. Since it is charged and discharged by currents in the range of some ten μA (I_{REF} = 20 μA typ.) at the switching frequency rate, a capacitance value in the range 4.7 - 10 nF is suited for switching frequencies in the ten kHz. When high power factor schematic is implemented, a higher capacitor value should be used (i.e. 1 μF - 10 μF).

The average output current I_{OUT} can be expressed as:

Equation 1

$$I_{OUT} = \frac{I_{SEC}}{2} * \left(\frac{T_{ONSEC}}{T}\right)$$

Where I_{SEC} is the secondary peak current, T_{ONSEC} is the conduction time of the secondary side and T is the switching period.

Taking into account the transformer ratio N between primary and secondary side, I_{SEC} can also be expressed as a function of the primary peak current I_{PRIM} :

Equation 2

$$I_{SEC} = N * I_{PRIM}$$

As in steady state the average current I_{CLED}:

Equation 3

$$[I_{REF} * (T - T_{ONSEC})] + \left[\left(I_{REF} - \frac{V_{ILED}}{R} \right) * T_{ONSEC} \right] = 0$$

Which can be solved for $V_{II FD}$:

Equation 4

$$V_{ILED} = (R * I_{REF}) * \frac{T}{T_{ONSEC}} = V_{CLED} * \frac{T}{T_{ONSEC}}$$

where V_{CLED} = R * I_{REF} and it is internally defined (0.2 V typical - see *Table 5: Electrical characteristics on page 9*).

The V_{ILED} pin voltage is internally compared with the CS pin voltage (constant current comparator):

Equation 5

$$V_{CS} = R_{SENSE} * I_{PRIM} = R_{SENSE} * \frac{I_{SEC}}{N}$$

Combining (1), (2), (4), and (5) the average output current results:

Equation 6

$$I_{OUT} = \frac{N}{2} * \frac{V_{CLED}}{R_{SENSE}}$$

Equation 6 shows that the average output current I_{OUT} does not depend anymore on the input voltage V_{IN} or the output voltage V_{OUT} , neither on transformer inductance values. The external parameters defining the output current are the transformer ratio n and the sense resistor R_{SENSE} .

Equation 6 is valid for both standard and high power factor implementation.

4.6 Constant voltage operation

The IC is specifically designed to work in primary regulation and the output voltage is sensed through a voltage partition of the auxiliary winding, just before the auxiliary rectifier diode.

Figure 18 shows the internal schematic of the constant voltage mode and the external connections.

Due to the parasitic wires resistance, the auxiliary voltage is representative of the output just when the secondary current becomes zero. For this purpose, the signal on DMG pin is sampled-and-held at the end of transformer's demagnetization to get an accurate image of the output voltage and it is compared with the error amplifier internal reference voltage V_{REF} (2.51 V typ. - see *Table 5: Electrical characteristics on page 9*).

During the MOSFET's OFF-time the leakage inductance resonates with the drain capacitance and a damped oscillation is superimposed on the reflected voltage. The S/H logic is able to discriminate such oscillations from the real transformer's demagnetization.

When the DMG logic detects the transformer's demagnetization, the sampling process stops, the information is frozen and compared with the error amplifier internal reference.

The internal error amplifier is a transconductance type and delivers an output current proportional to the voltage unbalance of the two outputs: the output generates the control voltage that is compared with the voltage across the sense resistor, thus modulating the cycle-by-cycle peak drain current.

The COMP pin is used for the frequency compensation: usually, an RC network, which stabilizes the overall voltage control loop, is connected between this pin and ground.

As a result, the output voltage V_{OUT} at zero-load (i.e. no LED on the LED driver output) can be selected trough the R_{FB} resistor in according to *Equation 7*:

Equation 7

$$R_{FB} = R_{DMG} * \left[\frac{V_{REF}}{\left(\frac{N_{AUX}}{N_{SEC}} * V_{OUT} \right) - V_{REF}} \right]$$

Where N_{AUX} and N_{SFC} are the auxiliary and secondary turn's number respectively.

The R_{DMG} resistor value can be defined depending on the application parameters (see Section 4.7: Voltage feedforward block).



DocID023409 Rev 5




Figure 18. Voltage control principle: internal schematic

4.7 Voltage feedforward block

The current control structure uses the V_{CLED} voltage to define the output current, according to *Equation 6* in *Section 4.5*. Actually, the constant current comparator will be affected by an internal propagation delay T_D , which will switch off the MOSFET with a peak current than higher the foreseen value.

This current overshoot will be equal to:

Equation 8

$$\Delta I_{PRIM} = \frac{V_{IN} * T_D}{L_P}$$

The previous terms introduce a small error on the calculated average output current setpoint, depending on the input voltage.

The HVLED815PF device implements a line feedforward function, which solves the issue by introducing an input voltage dependent offset on the current sense signal, in order to adjust the cycle-by-cycle current limitation.

The internal schematic is shown in Figure 19.

577




Figure 19. Feedforward compensation: internal schematic

During MOSFET's ON-time the current sourced from DMG pin is mirrored inside the "Feedforward Logic" block in order to provide a feedforward current, I_{FF}.

Such "feedforward current" is proportional to the input voltage according to Equation 9:

Equation 9

$$I_{FF} = \frac{V_{IN} * \frac{N_{AUX}}{N_{PRIM}}}{R_{dmg}} = \frac{V_{IN}}{m * R_{dmg}}$$

Where *m* is the primary-to-auxiliary turns ratio.

According to the schematic in Figure 19, the voltage on the non-inverting comparator will be:

Equation 10

$$V(-) = (R_{SENSE} * I_D) + [I_{FF} * (R_{FF} + R_{SENSE})]$$

The offset introduced by feedforward compensation will be:

Equation 11

$$V_{OFFSET} = \frac{V_{IN}}{m * R_{dmg}} * (R_{FF} + R_{SENSE})$$

As $R_{FF} >> R_{SENSE}$, the previous one can be simplified as:

Equation 12

$$V_{OFFSET} = \frac{V_{IN}}{m * R_{dmg}} * R_{FF}$$

This offset is proportional to V_{IN} and it is used to compensate the current overshoot, according to *Equation 13*:



DocID023409 Rev 5

Equation 13

$$\frac{V_{IN} * T_D}{L_P} * R_{SENSE} = \frac{V_{IN}}{m * R_{dmg}} * R_{FF}$$

Finally, the R_{DMG} resistor can be calculated as follows:

Equation 14

$$R_{dmg} = \frac{N_{AUX}}{N_{PRIM}} * \frac{L_P * R_{FF}}{T_D * R_{SENSE}}$$

In this case the peak drain current does not depend on input voltage anymore, and as a consequence the average output current I_{OUT} does not depend from the V_{IN} input voltage.

When high power factor is implemented (see Section 4.11), the feedforward current has to be minimized because the line regulation is assured by the external offset circuitry (see Figure 1: Application circuit for high power factor LED driver - single range input on page 4).

The maximum value is limited by the minimum I_{DMG} internal current needed to guarantee the correct functionality of the internal circuitry:

Equation 15

$$R_{dmg}^{MAX} = \frac{N_{AUX}}{N_{PRIM}} * \frac{Vin_\min(ac) * \sqrt{2}}{100uA}$$

4.8 Burst mode operation at no load or very light load

When the voltage at the COMP pin falls 65 mV is below the internally fixed threshold V_{COMPBM} , the IC is disabled with the MOSFET kept in OFF state and its consumption reduced at a lower value to minimize V_{CC} capacitor discharge.

In this condition the converter operates in burst mode (one pulse train every T_{START} = 500 μs), with minimum energy transfer.

As a result of the energy delivery stop, the output voltage decreases: after 500 μ s the controller switches on the MOSFET again and the sampled voltage on the DMG pin is compared with the internal reference V_{REF} . If the voltage on the EA output, as a result of the comparison, exceeds the V_{COMPL} threshold, the device restarts switching, otherwise it stays OFF for another 500 μ s period.

In this way the converter will work in burst mode with a nearly constant peak current defined by the internal disable level. A load decrease will then cause a frequency reduction, which can go down even to few hundred hertz, thus minimizing all frequency-related losses and making it easier to comply with energy saving regulations. This kind of operation, shown in the timing diagrams of *Figure 20* along with the others previously described, is noise-free since the peak current is low.




Figure 20. Load-dependent operating modes: timing diagrams

4.9 Soft-start and starter block

The soft-start feature is automatically implemented by the constant current block, as the primary peak current will be limited from the voltage on the C_{LED} capacitor.

During the startup, as the output voltage is zero, the IC will start in constant current (CC) mode with no high peak current operations. In this way the voltage on the output capacitor will increase slowly and the soft-start feature will be ensured.

Actually the C_{LED} value is not important to define the soft-start time, as its duration depends on others circuit parameters, like transformer ratio, sense resistor, output capacitors and load. The user will define the best appropriate value by experiments.

4.10 Hiccup mode OCP

The device is also protected against short-circuit of the secondary rectifier, short-circuit on the secondary winding or a hard-saturated flyback transformer. An internal comparator monitors continuously the voltage on CS pin and activates a protection circuitry if this voltage exceeds an internally fixed threshold V_{CSdis} (1 V typ. - see *Table 5: Electrical characteristics on page 9*).

To distinguish an actual malfunction from a disturbance (e.g. induced during ESD tests), the first time the comparator is tripped, the protection circuit enters a "warning state". If in the subsequent switching cycle the comparator is not tripped, a temporary disturbance is assumed and the protection logic will be reset in its idle state; if the comparator will be tripped again a real malfunction is assumed and the device will be stopped.

This condition is latched as long as the device is supplied. While it is disabled, however, no energy is coming from the self-supply circuit; hence the voltage on the V_{CC} capacitor will decay and cross the UVLO threshold after some time, which clears the latch. The internal start-up generator is still off, then the VCC voltage still needs to go below its restart voltage before the V_{CC} capacitor is charged again and the device restarted.



DocID023409 Rev 5

Ultimately, this will result in a low-frequency intermittent operation (hiccup mode operation), with very low stress on the power circuit. This special condition is illustrated in the timing diagram of *Figure 21*.




Figure 21. Hiccup mode OCP: timing diagram

4.11 High power factor implementation

Referring to the principle application schematic in *Figure 1 on page 4*, two contributions are added on the CS pin in order to implement the high power factor capability (trough R_{PF} resistor) and keeping a good line regulation (trough R_{OS} resistor). The application schematic on *Figure 1* is intended for a single range input voltage. For wide range application a different reference schematic can be used; refer to AN4346 application note for further details.

Through the R_{PF} resistor a contribution proportional to the input voltage is added on the CS pin: as a consequence the input current is proportional to the input voltage during the line period, implementing a high power factor correction. The contribution proportional to the input voltage is generated using the auxiliary winding, as a consequence a diode in series to the R_{PF} resistor is needed.

Through the R_{OS} resistor a positive contribution proportional to the average value of the input voltage is added on the CS pin in order to keep a good line regulation.

The voltage contribution proportional to the average value of the input voltage is generated trough the low pass filter R_A/R_B resistor and C_{OS} capacitor. A diode in series to the R_A/R_B resistor is suggested to avoid the discharge of C_{OS} capacitor in any condition.

The R₁ resistor between CS and SOURCE pin is needed to add on the CS pin also the contribution proportional the output current trough the R_{SENSE} resistor.

577




Figure 22. High power factor implementation connection - single range input

The components selection flow starts from the R_{DMG} resistor: this resistor has to be selected in order to minimize the internal feedforward effect.

The maximum selectable value is limited by the minimum internal current circuitry I_{DMG} needed to guarantee the correct functionality of the internal circuitry:

Equation 16

$$R_{dmg}^{MAX} = \frac{N_{AUX}}{N_{PRIM}} * \frac{V_{IN_MIN} * \sqrt{2}}{100uA}$$

where N_{AUX} and N_{PRIM} are the auxiliary and primary turn's number respectively and V_{IN_MIN} is the minimum rms input voltage of the application (i.e. 88 V for 110 Vac or 175 V for 230 Vac range).

The R_{FB} resistor defines the V_{OUT} output voltage value in the open circuit condition (no-load condition, i.e. no LED on the output of LED driver) and it can be selected using the following relationship:

Equation 17

$$R_{FB} = R_{DMG} * \left[\frac{V_{REF}}{\left(\frac{N_{AUX}}{N_{SEC}} * V_{OUT} \right) - V_{REF}} \right]$$

where N_{AUX} and N_{SEC} are the auxiliary and secondary turn's number respectively and V_{REF} is the internal reference voltage (V_{REF} = 2.51 V typ - see *Table 5: Electrical characteristics on page 9*).

The R_1 resistor is typically selected in the range of 500 Ω - 1.5 k Ω in order to minimize the internal feedforward effect and to minimize the power dissipation on the R_A/R_B resistor offset circuitry.



DocID023409 Rev 5

The R_A, R_B, R_{OS} resistors are selected to add a positive offset on CS pin in order to keep a good line regulation over the input voltage range and cab be selected using *Equation 18*:

Equation 18

$$R_{OS} = R_1 * \left\{ \left[\frac{V_{OS_TYP}}{V_{CLED}} * \left[\frac{N_{SEC}}{V_{OUT} * N_{PRIM}} * \sqrt{2 * P_{OUT} * L_P * F_{SW}} \right] \right] - 1 \right\}$$

Where V_{OS_TYP} is the desired voltage across C_{OS} capacitor applying the V_{IN_TYP} typical input voltage (i.e. V_{IN_TYP} = 220 V for 176/264 Vac input range); F_{SW} is the switching frequency and can be estimated using *Equation 19*, where f_T and f_R are the transition and resonant frequency respectively:

Equation 19

$$F_{SW} = \left[\frac{2 * f_T}{1 + \frac{f_T}{f_R} + \sqrt{1 + 2 * \frac{f_T}{f_R}}} \right]$$

Equation 20

$$f_T = \frac{1}{2 * \frac{P_{OUT}}{\eta} * L_P * \left[\frac{1}{V_{IN\ TYP} * \sqrt{2}} + \frac{N_{SEC}}{V_{OUT} * N_{PRIM}} \right]^2}$$

Equation 21

$$f_R = \frac{1}{2 * \pi * \sqrt{L_P * C_D}}$$

where C_D is the total equivalent capacitor afferent at the drain node.

Based on the desired voltage across the C_{OS} capacitor and calculated R_{OS} resistor, then the sum of R_A and R_B can then calculated as a results of partitioning divider:

Equation 22

$$R_A + R_B = R_{OS} * \frac{\left[\left(V_{IN_TYP} * \sqrt{2} * \frac{2}{\pi} \right) - V_{OS_TYP} \right]}{V_{OS_TYP}}$$

Using the previous R_{OS} resistor value the R_{PF} resistor can be estimated using *Equation 23*:

Equation 23

$$R_{PF} = \frac{\left[V_{IN_TYP} * \sqrt{2} * \frac{N_{AUX}}{N_{PRIM}}\right]}{\left[\left(\left(V_{IN_TYP} * \sqrt{2} * \frac{N_{AUX}}{N_{PRIM}}\right) * R_{OS}\right) + \left(V_{OS_TYP} * R_{DMG}\right)\right]} * (R_{OS} * R_{DMG})$$

577

Finally the current sense resistor R_{SENSE} can be estimated in order to select the desiderated average output current value:

Equation 24

$$R_{SENSE} = \frac{N_{PRIM}}{N_{SEC}} * \frac{1}{2} * \frac{V_{CLED}}{I_{OUT}}$$

where V_{CLED} is internally defined (0.2 V typical - see *Table 5: Electrical characteristics on page 9*).

System design tips

Starting from the previous estimated components value, further fine-tuning on the real LED driver board could be necessary and it can be easily done considering that:

- Decreasing/increasing the R_{PF} resistor value, the power factor effect increases/decreases.
- Decreasing/increasing the R_{OS} resistor value, the line regulation effect increases/decreases.
- Decreasing/increasing the R_{OS} resistor value, the R_A + R_B resistors value should be increased/decreased to keep the desiderated voltage across the C_{OS} capacitor (Equation 22).
- Decreasing/increasing the R_{SENSE} resistor value the average output current increases/decreases (*Equation 24*).

4.12 Layout recommendations

A proper printed circuit board layout is essential for correct operation of any switch-mode converter and this is true for the HVLED815PF device as well. Careful component placing, correct traces routing, appropriate traces widths and compliance with isolation distances are the major issues.

In particular:

- Current sense resistor (R_{SENSE}) should be connected as close as possible to the SOURCE pin, maintaining the trace for the GND as short as possible.
- Resistor connected on CS pin (R_{OS}, R_{PF}, R₁) should be connected as close as possible to the pin.
- Compensation network (R_{COMP}, C_{COMP}) should be connected as close as possible to the COMP pin, maintaining the trace for the GND as short as possible.
- Signal ground should be routed separately from power ground, as well from the sense resistor trace.
- DMG partition resistors (R_{DMG}, R_{FB}) should be connected as close as possible to the DMG pin, minimizing the equivalent parasitic capacitor on DMG pin.




Figure 23. Suggested routing for the LED driver



HVLED815PF Package information

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.




Figure 24. SO16N package outline

577


DocID023409 Rev 5

Package information HVLED815PF

Table 6. SO16N package mechanical data

Comple at	Dimensions (mm)				
Symbol	Min.	Тур.	Max.		
Α			1.75		
A1	0.10		0.25		
A2	1.25				
b	0.31		0.51		
С	0.17		0.25		
D	9.80	9.90	10.00		
E	5.80	6.00	6.20		
E1	3.80	3.90	4.00		
е		1.27			
h	0.25		0.50		
L	0.40		1.27		
k	0		8°		
ccc			0.10		

Figure 25. SO16N recommended footprint (dimensions are in mm)



HVLED815PF Revision history

6 Revision history

22-Oct

Table 7. Document revision history

Date	Revision	Changes
26-Jul-2012	1	Initial release.
29-Aug-2012	2	Added Table 2: Pin description on page 7.
23-Oct-2012	3	Modified T _J value on <i>Table 3: Thermal data</i> . Updated T _J value in note 2 (below <i>Table 5: Electrical characteristics</i>). Minor text changes.
31-Jan-2013	4	Added sections from 4.1 to 4.12. Modified Figure 1: Application circuit for high power factor LED driver - single range input and Figure 2: Application circuit for standard LED driver.
18-Feb-2014	5	Updated Section: Features on page 1 (replaced ± 5% by ± 3% in accuracy on constant LED output current). Updated Table 5: Electrical characteristics (updated Test condition, Values and Units of V _{CLED} symbol, added note 6. below Table 5). Updated Section 5: Package information (reversed order of Figure 24: SO16N package outline and Table 6: SO16N package mechanical data, updated titles of Figure 24 and Table 6). Minor modifications throughout document.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com