

ORDERING INFORMATION

Part Number	Package Markings	T <sub>J</sub> Rating	Package Description
EP53A8LQA	BJXX	-40°C to +125°C	16-pin (3mm x 3mm x 1.1mm) QFN
EP53A8HQA	BMXX	-40°C to +125°C	16-pin (3mm x 3mm x 1.1mm) QFN
EVB-EP53A8xQA		QFN Evaluation Board	

Packing and Marking Information: <https://www.intel.com/support/quality-and-reliability/packing.html>

PIN FUNCTIONS




Figure 3. EP53A8LQA Pin Out Diagram (Top View)




Figure 4. EP53A8HQA Pin Out Diagram (Top View)

**NOTE A:** NC pins are not to be electrically connected to each other or to any external signal, ground or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage.

**NOTE B:** White 'dot' on top left is pin 1 indicator on top of the device package.

## PIN DESCRIPTIONS

PIN	NAME	TYPE	FUNCTION
1, 15, 16	NC(SW)	-	NO CONNECT – These pins are internally connected to the common switching node of the internal MOSFETs. NC (SW) pins are not to be electrically connected to any external signal, ground, or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage to the device.
2, 3	PGND	Ground	Power ground. Connect this pin to the ground electrode of the Input and output filter capacitors.
4	VFB/ NC	Analog	EP53A8LQA: Feedback pin for external divider option. EP53A8HQA: No Connect
5	VSENSE	Analog	Sense pin for preset output voltages. Refer to application section for proper configuration.
6	AGND	Power	Analog ground. This is the quiet ground for the internal control circuitry, and the ground return for external feedback voltage divider
7, 8	VOUT	Power	Regulated Output Voltage. Refer to application section for proper layout and decoupling.
9, 10, 11	VS2, VS1, VS0	Analog	Output voltage select. VS2 = pin 9, VS1 = pin 10, VS0 = pin 11. EP53A8LQA: Selects one of seven preset output voltages or an external resistor divider. EP53A8HQA: Selects one of eight preset output voltages. (Refer to section on output voltage select for more details.)
12	ENABLE	Analog	Output Enable. Enable = logic high; Disable = logic low
13	AVIN	Power	Input power supply for the controller circuitry. Connect to PVIN through a 100 Ohm resistor.
14	PVIN	Power	Input Voltage for the MOSFET switches.

## ABSOLUTE MAXIMUM RATINGS

**CAUTION:** Absolute Maximum ratings are stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may impair device life. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### Absolute Maximum Pin Ratings

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Supply Voltage		-0.3	6.0	V
ENABLE, V <sub>SENSE</sub> , V <sub>SO</sub> – V <sub>S2</sub>		-0.3	V <sub>IN</sub> +0.3	V
V <sub>FB</sub> (EP53A8LQA)		-0.3	2.7	V

**Absolute Maximum Thermal Ratings**

PARAMETER	CONDITION	MIN	MAX	UNITS
Maximum Operating Junction Temperature			+150	°C
Storage Temperature Range		-65	+150	°C
Reflow Peak Body Temperature	(10 Sec) MSL3 JEDEC J-STD-020A		+260	°C

**Absolute Maximum ESD Ratings**

PARAMETER	CONDITION	MIN	MAX	UNITS
HBM (Human Body Model)		±2000		V

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Voltage Range	$V_{IN}$	2.7	5.5	V
Operating Ambient Temperature Range	$T_A$	-40	+105	°C
Operating Junction Temperature	$T_J$	-40	+125	°C

**THERMAL CHARACTERISTICS**

PARAMETER	SYMBOL	TYPICAL	UNITS
Thermal Resistance: Junction to Ambient –0 LFM <sup>(1)</sup>	$\theta_{JA}$	80	°C/W
Thermal Overload Trip Point	$T_{J-TP}$	+155	°C
Thermal Overload Trip Point Hysteresis		25	°C

<sup>(1)</sup> Based on 2oz. external copper layers and proper thermal design in line with EIJ/JEDEC JESD51-7 standard for high thermal conductivity boards.

## ELECTRICAL CHARACTERISTICS

NOTE:  $V_{IN} = 3.6V$ , Minimum and Maximum values are over operating ambient temperature range unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$ .







PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Operating Input Voltage	$V_{IN}$		2.4		5.5	V
Under Voltage Lock-Out – $V_{IN}$ Rising	$V_{UVLOR}$			2.0		V
Under Voltage Lock-Out – $V_{IN}$ Falling	$V_{UVLOF}$			1.9		V/ms
Drop Out Resistance	$R_{DO}$	Input to Output Resistance		350	500	mΩ
Output Voltage Range	$V_{OUT}$	EP53A8LQA ( $V_{DO} = I_{LOAD} \times R_{DO}$ ) EP53A8HQA	0.6 1.8		$V_{IN} - V_{DO}$ 3.3	V
Dynamic Voltage Slew Rate	$V_{SLEW}$	EP53A8HQA EP53A8LQA		8 4		V/ms
VID Preset $V_{OUT}$ Initial Accuracy	$\Delta V_{OUT}$	$T_A = 25^{\circ}C$ , $V_{IN} = 3.6V$ ; $I_{LOAD} = 100mA$ ; $0.8V \leq V_{OUT} \leq 3.3V$	-2		+2	%
Feedback Pin Voltage Initial Accuracy	$V_{VFB}$	$T_A = 25^{\circ}C$ , $V_{IN} = 3.6V$ ; $I_{LOAD} = 100mA$ ; $0.8V \leq V_{OUT} \leq 3.3V$	0.588	0.6	0.612	V
Line Regulation	$\Delta V_{OUT\_LINE}$	$2.4V \leq V_{IN} \leq 5.5V$ ; Load = 0A		0.03		%/V
Load Regulation	$\Delta V_{OUT\_LOAD}$	$0A \leq I_{LOAD} \leq 1A$ ; $V_{IN} = 3.6V$		0.6		%/A
Temperature Variation	$\Delta V_{OUT\_TEMPL}$	$-40^{\circ}C \leq T_A \leq +105^{\circ}C$		30		ppm/ $^{\circ}C$
Output Current Range	$I_{OUT}$	Subject to de-rating	0		1000	mA
Shut-down Current	$I_{SD}$	Enable = Low		0.75		μA
OCP Threshold	$I_{LIM}$	$2.4V \leq V_{IN} \leq 5.5V$ $0.6V \leq V_{OUT} \leq 3.3V$	1.25	1.4		A
VS0-VS2, Pin Logic Low	$V_{VSLO}$		0.0		0.3	V
VS0-VS2, Pin Logic High	$V_{VSHI}$		1.4		$V_{IN}$	V

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VS0-VS2, Pin Input Current <sup>(2)</sup>	$I_{VSX}$			<100		nA
Enable Pin Logic Low	$V_{ENLO}$				0.4	V
Enable Pin Logic High	$V_{ENHI}$		1.4			V
Enable Pin Current <sup>(2)</sup>	$I_{ENABLE}$			<100		nA
Feedback Pin Input Current <sup>(2)</sup>	$I_{FB}$			<100		nA
Operating Frequency	$F_{OSC}$			5		MHz
Soft Start Slew Rate	$\Delta V_{SS}$	EP53A8HQA (VID only) EP53A8LQA (VID only)		8 4		V/ms
Soft Start Rise Time <sup>(3)</sup>	$\Delta T_{SS}$	EP53A8LQA (VFB mode)	170	225	280	$\mu s$

<sup>(2)</sup> Parameter guaranteed by design and characterization.


<sup>(3)</sup> Measured from when  $V_{IN} \geq V_{UVLO\_R}$  & ENABLE pin crosses its logic High threshold.

TYPICAL PERFORMANCE CURVES




## TYPICAL PERFORMANCE CURVES (CONTINUED)


Output Voltage vs. Output Current




Output Voltage vs. Output Current




Output Voltage vs. Input Voltage




Output Voltage vs. Input Voltage



Output Voltage vs. Input Voltage




Output Voltage vs. Input Voltage




TYPICAL PERFORMANCE CURVES (CONTINUED)


Output Voltage vs. Input Voltage




Output Voltage vs. Input Voltage




Output Voltage vs. Temperature




Output Voltage vs. Temperature



Output Voltage vs. Temperature




Output Current De-rating






TYPICAL PERFORMANCE CURVES (CONTINUED)




## TYPICAL PERFORMANCE CHARACTERISTICS


Output Ripple at 20MHz Bandwidth




Output Ripple at 20MHz Bandwidth




Output Ripple at 20MHz Bandwidth




Output Ripple at 20MHz Bandwidth







Enable Power Up



Enable Power Down



TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)



## FUNCTIONAL BLOCK DIAGRAM




Figure 5: Functional Block Diagram

## FUNCTIONAL DESCRIPTION

### Synchronous DC-DC Step-Down PowerSoC

The EP53A8xQA requires only 2 small MLCC capacitors and an 0201 MLC resistor for a complete DC-DC converter solution. The device integrates MOSFET switches, PWM controller, Gate-drive, compensation, and inductor into a tiny 3mm x 3mm x 1.1mm QFN package. Advanced package design, along with the high level of integration, provides very low output ripple and noise. The EP53A8xQA uses voltage mode control for high noise immunity and load matching to advanced  $\leq 90\text{nm}$  loads. A 3-pin VID allows the user to choose from one of 8 output voltage settings. The EP53A8xQA comes with two VID output voltage ranges. The EP53A8HQA provides  $V_{\text{OUT}}$  settings from 1.8V to 3.3V, the EP53A8LQA provides VID settings from 0.8V to 1.5V, and also has an external resistor divider option to program output setting over the 0.6V to  $V_{\text{IN}}-0.5\text{V}$  range. The EP53A8xQA provides the industry's highest power density of any 1A DC-DC converter solution.

The key enabler of this revolutionary integration is Intel's proprietary power MOSFET technology. The advanced MOSFET switches are implemented in deep-submicron CMOS to supply very low switching loss at high switching frequencies and to allow a high level of integration. The semiconductor process allows seamless integration of all switching, control, and compensation circuitry.

The proprietary magnetics design provides high-density/high-value magnetics in a very small footprint. Intel Enpirion magnetics are carefully matched to the control and compensation circuitry yielding an optimal solution with assured performance over the entire operating range.

Protection features include under-voltage lock-out (UVLO), over-current protection (OCP), short circuit protection, and thermal overload protection.

### Integrated Inductor: Low-Noise Low-EMI

The EP53A8xQA utilizes a proprietary low loss integrated inductor. The integration of the inductor greatly simplifies the power supply design process. The inherent shielding and compact construction of the integrated inductor reduces the conducted and radiated noise that can couple into the traces of the printed circuit board. Further, the package layout is optimized to reduce the electrical path length for the high  $di/dt$  input AC ripple currents that are a major source of radiated emissions from DC-DC converters. The integrated inductor provides the optimal solution to the complexity, output ripple, and noise that plague low power DC-DC converter design.

### Voltage Mode Control, High Bandwidth

The EP53A8xQA utilizes an integrated type III compensation network. Voltage mode control is inherently impedance matched to the sub 90nm process technology that is used in today's advanced ICs. Voltage mode control also provides a high degree of noise immunity at light load currents so that low ripple and high accuracy are maintained over the entire load range. The very high switching frequency allows for a very wide control loop bandwidth and hence excellent transient performance.

### Soft Start

Internal soft start circuits limit in-rush current when the device starts up from a power down condition or when the "ENABLE" pin is asserted "high". Digital control circuitry limits the  $V_{\text{OUT}}$  ramp rate to levels that are safe for the Power MOSFETS and the integrated inductor.

The EP53A8HQA has a soft-start slew rate that is twice that of the EP53A8LQA.

When the EP53A8LQA is configured in external resistor divider mode, the device has a fixed VOUT ramp time. Therefore, the ramp rate will vary with the output voltage setting. Output voltage ramp time is given in the Electrical Characteristics Table.

Excess bulk capacitance on the output of the device can cause an over-current condition at startup. Assuming no-load at startup, the maximum total capacitance on the output, including the output filter capacitor and bulk and decoupling capacitance, at the load, is given as:

EP53A8LQA:

$$C_{OUT\_TOTAL\_MAX} = C_{OUT\_Filter} + C_{OUT\_BULK} = 250\mu F$$

EP53A8HQA:

$$C_{OUT\_TOTAL\_MAX} = C_{OUT\_Filter} + C_{OUT\_BULK} = 125\mu F$$

EP53A8LQA (in external divider mode):

$$C_{OUT\_TOTAL\_MAX} = 2.25 \times 10^{-4} / V_{OUT} \text{ Farads}$$

The nominal value for COUT is 10μF. See the applications section for more details.

## Over Current/Short Circuit Protection

The current limit function is achieved by sensing the current flowing through a sense P-MOSFET which is compared to a reference current. When this level is exceeded the P-FET is turned off and the N-FET is turned on, pulling VOUT low. This condition is maintained for approximately 0.5mS and then a normal soft start is initiated. If the over current condition still persists, this cycle will repeat.

## Under Voltage Lockout

During initial power up, an under voltage lockout circuit will hold-off the switching circuitry until the input voltage reaches a sufficient level to insure proper operation. If the lockout circuitry will again disable the switching. Hysteresis is included to prevent chattering between states.

## Enable

The ENABLE pin provides a means to shut down the converter or enable normal operation. A logic low will disable the converter and cause it to shut down. A logic high will enable the converter into normal operation.

**NOTE:** The ENABLE pin must not be left floating.

## Thermal Shutdown

When excessive power is dissipated in the chip, the junction temperature rises. Once the junction temperature exceeds the thermal shutdown temperature, the thermal shutdown circuit turns off the converter output voltage thus allowing the device to cool. When the junction temperature decreases by 25C°, the device will go through the normal startup process.

APPLICATION INFORMATION

Output Voltage Programming

The EP53A8xQA utilizes a 3-pin VID to program the output voltage value. The VID is available in two sets of output VID programming ranges. The VID pins should be connected either to an external control signal, AVIN or to AGND to avoid noise coupling into the device.

The “Low” range is optimized for low voltage applications. It comes with preset VID settings ranging from 0.80V and 1.5V. This VID set also has an external divider option.

To specify this VID range, order part number EP53A8LQA.

The “High” VID set provides output voltage settings ranging from 1.8V to 3.3V. This version does not have an external divider option. To specify this VID range, order part number EP53A8HQA.




Figure 6. EP53A8HQA VID Application Circuit




Figure 7. EP53A8LQA VID Application Circuit

Table 1: EP53A8LQA VID Voltage Select Settings

VS2	VS1	VS0	VOUT (V)
0	0	0	1.50
0	0	1	1.45
0	1	0	1.20
0	1	1	1.15
1	0	0	1.10
1	0	1	1.05
1	1	0	0.80
1	1	1	EXT

Internally, the output of the VID multiplexer sets the value for the voltage reference DAC, which in turn is connected to the non-inverting input of the error amplifier. This allows the use of a single feedback divider with constant loop gain and optimum compensation, independent of the output voltage selected.

**NOTE:** The VID pins must not be left floating.

## EP53A8L Low VID Range Programming

The EP53A8LQA is designed to provide a high degree of flexibility in powering applications that require low  $V_{OUT}$  settings and dynamic voltage scaling (DVS). The device employs a 3-pin VID architecture that allows the user to choose one of seven (7) preset output voltage settings, or the user can select an external voltage divider option. The VID pin settings can be changed on the fly to implement glitch-free voltage scaling.


Table 1 shows the VS2-VS0 pin logic states for the EP53A8LQA and the associated output voltage levels. A logic “1” indicates a connection to AVIN or to a “high” logic voltage level. A logic “0” indicates a connection to AGND or to a “low” logic voltage level. These pins can be either hardwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate.

## EP53A8LQA External Voltage Divider

The external divider option is chosen by connecting VID pins VS2-VS0 to  $V_{IN}$  or a logic “1” or “high”. The EP53A8LQA uses a separate feedback pin,  $V_{FB}$ , when using the external divider.  $V_{SENSE}$  must be connected to  $V_{OUT}$  as indicated in Figure 8.

The output voltage is selected by the following formula:

$$V_{OUT} = 0.6V \left( 1 + \frac{R_a}{R_b} \right)$$



**Figure 8. EP53A8LQA External VOUT Setting**

$R_a$  must be chosen as 237KΩ to maintain loop gain. Then  $R_b$  is given as:

$$R_b = \frac{142.2 \times 10^3}{V_{OUT} - 0.6} \Omega$$

$V_{OUT}$  can be programmed over the range of 0.6V to ( $V_{IN} - 0.5V$ ).

**NOTE:** Dynamic Voltage Scaling is not allowed between internal preset voltages and external divider.



## EP53A8HQA High VID Range Programming

The EP53A8HQA  $V_{OUT}$  settings are optimized for higher nominal voltages such as those required to power IO, RF, or IC memory. The preset voltages range from 1.8V to 3.3V. There are eight (8) preset output voltage settings. The EP53A8HQA does not have an external divider option. As with the EP53A8LQA, the VID pin settings can be changed while the device is enabled.

Table 2 shows the VS0-VS2 pin logic states for the EP53A8HQA and the associated output voltage levels. A logic “1” indicates a connection to AVIN or to a “high” logic voltage level. A logic “0” indicates a connection to AGND or to a “low” logic voltage level. These pins can be either hardwired to AVIN or AGND or alternatively can be driven by standard logic levels. Logic levels are defined in the electrical characteristics table. Any level between the logic high and logic low is indeterminate. These pins must not be left floating.

**Table 2: EP53A8HQA VID Voltage Select Settings**

VS2	VS1	VS0	VOUT (V)
0	0	0	3.3
0	0	1	3.0
0	1	0	2.9
0	1	1	2.6
1	0	0	2.5
1	0	1	2.2
1	1	0	2.1
1	1	1	1.8

### Input Filter Capacitor

The input filter capacitor requirement is a 4.7 $\mu$ F 0603 low ESR MLCC capacitor. The input capacitor must use X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and with temperature, and are not suitable for switch-mode DC-DC converter input filter applications.

### Output Filter Capacitor

The output filter capacitor requirement is a minimum of 10 $\mu$ F 0805 MLCC. Ripple performance can be improved by using 2x10 $\mu$ F 0805 MLCC capacitors. The maximum output filter capacitance next to the output pins of the device is 60 $\mu$ F low ESR MLCC capacitance.  $V_{OUT}$  has to be sensed at the last output filter capacitor next to the EP53A8xQA.

Additional bulk capacitance for decoupling and bypass can be placed at the load as long as there is sufficient separation between the  $V_{OUT}$  Sense point and the bulk capacitance. The separation provides an inductance that isolates the control loop from the bulk capacitance.

Excess total capacitance on the output (Output Filter + Bulk) can cause an over-current condition at startup. Refer to the section on Soft-Start for the maximum total capacitance on the output.

The output capacitor must use X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and temperature and are not suitable for switch-mode DC-DC converter output filter applications.

## **Power-Up/Down Sequencing**

During power-up, ENABLE should not be asserted before PVIN, and PVIN should not be asserted before AVIN. The PVIN should never be powered when AVIN is off. During power down, the AVIN should not be powered down before the PVIN. Tying PVIN and AVIN or all three pins (AVIN, PVIN, ENABLE) together during power up or power down meets these requirements.

## **Pre-Bias Start-up**

The EP53A8xQA supports startup into a pre-biased output of up to 1.5V. The output of the EP53A8xQA can be pre-biased with a voltage up to 1.5V when it is first enabled.

## THERMAL CONSIDERATIONS

Thermal considerations are important power supply design facts that cannot be avoided in the real world. Whenever there are power losses in a system, the heat that is generated by the power dissipation needs to be accounted for. The Enpirion PowerSoC helps alleviate some of those concerns. The Enpirion EP53A8xQA DC-DC converter is packaged in a 3x3x1.1mm 16-pin QFN package. The recommended maximum junction temperature for continuous operation is 125°C. Continuous operation above 125°C may reduce long-term reliability. The device has a thermal overload protection circuit designed to turn off the device at an approximate junction temperature value of 155°C.

The following example and calculations illustrate the thermal performance of the EP53A8xQA.

Example:

$$V_{IN} = 5V$$


$$V_{OUT} = 3.3V$$

$$I_{OUT} = 1A$$

First calculate the output power.

$$P_{OUT} = 3.3V \times 1A = 3.3W$$

Next, determine the input power based on the efficiency ( $\eta$ ) shown in Figure 9.



**Figure 9: Efficiency vs. Output Current**

For  $V_{IN} = 5V$ ,  $V_{OUT} = 3.3V$  at  $1A$ ,  $\eta \approx 86.5\%$

$$\eta = P_{OUT} / P_{IN} = 86.5\% = 0.865$$

$$P_{IN} = P_{OUT} / \eta$$

$$P_{IN} \approx 3.3W / 0.865 \approx 3.815W$$

The power dissipation ( $P_D$ ) is the power loss in the system and can be calculated by subtracting the output power from the input power.

$$P_D = P_{IN} - P_{OUT}$$

$$\approx 3.815W - 3.3W \approx 0.515W$$

With the power dissipation known, the temperature rise in the device may be estimated based on the theta JA value ( $\theta_{JA}$ ). The  $\theta_{JA}$  parameter estimates how much the temperature will rise in the device for every watt of power dissipation. The EP53A8xQA has a  $\theta_{JA}$  value of 80 °C/W without airflow.

Determine the change in temperature ( $\Delta T$ ) based on  $P_D$  and  $\theta_{JA}$ .

$$\Delta T = P_D \times \theta_{JA}$$

$$\Delta T \approx 0.515W \times 80^\circ C/W = 41.2^\circ C \approx 41^\circ C$$

The junction temperature ( $T_J$ ) of the device is approximately the ambient temperature ( $T_A$ ) plus the change in temperature. We assume the initial ambient temperature to be 25°C.

$$T_J = T_A + \Delta T$$

$$T_J \approx 25^\circ C + 41^\circ C \approx 66^\circ C$$

The maximum operating junction temperature ( $T_{JMAX}$ ) of the device is 125°C, so the device can operate at a higher ambient temperature. The maximum ambient temperature ( $T_{AMAX}$ ) allowed can be calculated.


$$T_{AMAX} = T_{JMAX} - P_D \times \theta_{JA}$$

$$\approx 125^\circ C - 41^\circ C \approx 84^\circ C$$

The maximum ambient temperature (before de-rating) the device can reach is 84°C given the input and output conditions. Note that the efficiency will be slightly lower at higher temperatures and this calculation is an estimate.

## LAYOUT RECOMMENDATIONS

Figure 10 shows critical components and layer 1 traces of a recommended minimum footprint EP53A8LQA/EP53A8HQA layout with ENABLE tied to  $V_{IN}$ . Alternate ENABLE configurations, and other small signal pins need to be connected and routed according to specific customer application. Please see the Gerber files on the Intel website [www.intel.com/enpirion](http://www.intel.com/enpirion) for exact dimensions and other layers. Please refer to Figure 10 while reading the layout recommendations in this section.



**Figure 10: Top PCB Layer Critical Components and Copper for Minimum Footprint (Top View)**

**Recommendation 1:** Input and output filter capacitors should be placed on the same side of the PCB, and as close to the EP53A8xQA package as possible. They should be connected to the device with very short and wide traces. Do not use thermal reliefs or spokes when connecting the capacitor pads to the respective nodes. The +V and GND traces between the capacitors and the EP53A8xQA should be as close to each other as possible so that the gap between the two nodes is minimized, even under the capacitors.

**Recommendation 2:** Input and output grounds are separated until they connect at the PGND pins. The separation shown on Figure 10 between the input and output GND circuits helps minimize noise coupling between the converter input and output switching loops.

**Recommendation 3:** The system ground plane should be the first layer immediately below the surface layer. This ground plane should be continuous and un-interrupted below the converter and the input/output capacitors. Please see the Gerber files on the Intel website [www.intel.com/enpirion](http://www.intel.com/enpirion).

**Recommendation 4:** Multiple small vias should be used to connect the ground traces under the device to the system ground plane on another layer for heat dissipation. The drill diameter of the vias should be 0.33mm, and the vias must have at least 1 oz. copper plating on the inside wall, making the finished hole size around 0.20-0.26mm. Do not use thermal reliefs or spokes to connect the vias to the ground plane. It is preferred to put these vias under the capacitors along the edge of the GND copper closest to the +V copper. Please see Figure 10. These vias connect the input/output filter capacitors to the GND plane and help reduce parasitic inductances in the input and output current loops. If the vias cannot be placed under  $C_{IN}$  and  $C_{OUT}$ , then put them just outside the capacitors along the GND. Do not use thermal reliefs or spokes to connect these vias to the ground plane.

**Recommendation 5:** AVIN is the power supply for the internal small-signal control circuits. It should be connected to the input voltage at a quiet point. In Figure 10 this connection is made with RAVIN at the input capacitor close to the  $V_{IN}$  connection.



PACKAGE DIMENSIONS





Figure 12: EP53A8LQA Package Dimensions



**Figure 13: EP53A8HQA Package Dimensions**

**Packing and Marking Information:** <https://www.intel.com/support/quality-and-reliability/packing.html>



## REVISION HISTORY

Rev	Date	Change(s)
F	Jan 2019	Changed datasheet into Intel format.

## WHERE TO GET MORE INFORMATION

For more information about Intel® and Enpirion® PowerSoCs, visit:

[www.intel.com/enpirion](http://www.intel.com/enpirion)

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS, and STRATIX words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other marks and brands may be claimed as the property of others. Intel reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.  
\* Other marks and brands may be claimed as the property of others.