Driver Output Characteristics

DRF1	301	
------	-----	--

Symbol	Parameter	Min	Тур	Мах	Unit
C _{out}	Output Capacitance		2500		pF
R _{out}	Output Resistance		.8		Ω
L _{out}	Output Inductance		3		nH
F _{MAX}	Operating Frequency CL = 3000nF + 50Ω	30			
F _{MAX}	Operating Frequency RL = 50Ω	50			MHz

Driver Thermal Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R _{θJc}	Thermal Resistance Junction to Case		1.5		°C/W
R _{ØJHS}	Thermal Resistance Junction to Heat Sink		2.5		C/VV
T _{JSTG}	Storage Temperature		-55 to 150		°C
P _{DJHS}	Maximum Power Dissipation @ T _{SINK} = 25°C		60		W
P _{DJC}	Total Power Dissipation @ $T_c = 25^{\circ}C$		100		vv

MOSFET Absolutes Maximum Ratings (Per-Section)

Symbol	Parameter	Min	Тур	Max	Unit
BV _{DSS}	Drain Source Voltage	1000			V
Ι _D	Continuous Drain Current T _{HS} = 25°C			15	А
R _{DS(on)}	Drain-Source On State Resistance		1		Ω
T _{jmax}	Operating Temperature			175	°C

MOSFET Dynamic Characteristics (Per-Section)

Symbol	Parameter	Min	Тур	Max	Unit
C	Input Capacitance		1800		
C _{oss}	Output Capacitance		335		pF
C _{rss}	Reverse Transfer Capacitance		75		

MOSFET Thermal Characteristics (Total Package)

Symbol	Parameter	Min	Туре	Max	Unit
R _θ յc	Junction to Case Thermal Resistance		.06		°C/W
R _{ØJHS}	Junction to Heat Sink Thermal Resistance		.14		C/W
T _{JSTG}	Storage Junction Temperature		-55 to 150		°C
P _{DHS}	Maximum Power Dissipation @ T _{SINK} = 25°C		1.07		КW
P _{DC}	Total Power Dissipation @ $T_c = 25^{\circ}C$		2.5		r.vv

	Section A and B Output Switching Performance					
Symbol	Characteristic	Min	Тур	Max	Unit	
Τ _{οΝ}	Leading Edge 10% to 90%	2	3	4		
T _{OFF}	Trailing Edge 10% to 90%	45	TBD	49		
T _{DLY(ON)}	Total Throughput Delay Time, ON	45	TBD	47		
T _{DLY(OFF)}	Total Throughput Delay Time, OFF	49	50	51	ns	
$\Delta T_{\text{DLY(ON)}}$	Delta T_{oN} Delay between Section A and B	-0.5	0	1.5		
$\Delta T_{\text{DLY(OFF)}}$	Delta T _{OFF} Delay between Section A and B	0	0.6	1.3		

Microsemi reserves the right to change, without notice, the specifications and information contained herein.




Figure 1, DRF1301 Circuit Diagram

The DRF1301 is configured as a Push Pull Hybrid incorporating two independent channels configured with a common source each consisting of a driver, a high voltage MOSFET and by-pass capacitors. The function of the by-pass capacitors C1 and C2 is to reduce the internal parasitic loop inductance. This coupled with the tight geometry of the hybrid allows optimal gate drive to the MOSFET. This low parasitic approach coupled with the Schmitt trigger input (IN), Kelvin signal ground (SG) and the Anti-Ring function; provide improved stability and control in Kilowatt to Multi-Kilowatt high frequency applications. The IN pin should be referenced to the Kelvin Ground (SG) and is applied to a Schmitt Trigger. The SG pin is a Kelvin return for the IN pin only. The signal is then applied to the intermediate drivers and level shifters; this section contains proprietary circuitry designed specifically for ring abatement. To further increase the utility of the device the driver die and the MOSFET die are adjacent die selected. This provides a very close match in the turn on and propagation delays.




Figure 2, DRF1301 Test Circuit

The test circuit illustrated in Figure 2 was used to evaluate the DRF1301 (available as an evaluation board DRF13XX/EVALSW.) The input control signal is applied via IN and SG pins using RG188. This provides excellent noise immunity and control of the signal ground currents. The + V_{DD} inputs (pins 2, 6, 8 and 12) should be heavily by-passed by 1uF capacitors as close to the pins as possible. The capacitors used for this function must be capable of supporting the RMS currents and frequency of the gate load. R_L set for I_{DM} at V_{DS} max this load is used to evaluate the output performance.

Pin Assignments		
Pin 1	Ground	
Pin 2	U1 +Vdd	
Pin 3	U1 FN	
Pin 4	U1 IN	
Pin 5	U1 SG	
Pin 6	U1 +Vdd	
Pin 7	Ground	
Pin 8	U2 +Vdd	
Pin 9	U2 FN	
Pin 10	U2 IN	
Pin 11	U2 SG	
Pin 12	U2 +Vdd	
Pin 13	Ground	
Pin 14	Source	
Pin 15	U2 Drain	
Pin 16	Source	
Pin 17	U1 Drain	
Pin 18	Source	

None of the inputs to U1 or U2 of the DRF1300 are isolated for direct connection to a ground referenced power supply or control circuitry. **Isolation appropriate to the application is the responsibility of the end user.** It is imperative that high output currents be restricted to the Source (14, 16, 18) and drain (15, 17) pins by design. See DRF100 for more information on Driver IC used in the device.

The Function (FN, pin 3 or pin 9) is the invert or non-invert select Pin, it is Internally held high.

Truth Table * Referenced to SG				
FN (pin 3)	IN (pin 4)	MOSFET U1		
HIGH	HIGH	ON		
HIGH	LOW	OFF		
LOW	HIGH	OFF		
LOW	LOW	ON		

Truth Table * Referenced to SG				
FN (pin 9)	IN (pin 10)	MOSFET U2		
HIGH	HIGH	ON		
HIGH	LOW	OFF		
LOW	HIGH	OFF		
LOW	LOW	ON		




Figure 4, DRF1301 Mechanical Outline