

TABLE OF CONTENTS

| | | | |
|--------------------------------|---|--|----|
| Features | 1 | Pin Configuration and Function Descriptions..... | 5 |
| Applications..... | 1 | Typical Performance Characteristics | 6 |
| Functional Block Diagram | 1 | Theory of Operation | 8 |
| General Description | 1 | Circuit Description | 8 |
| Revision History | 2 | Enable and Shutdown | 8 |
| Specifications..... | 3 | Outline Dimensions | 9 |
| Absolute Maximum Ratings..... | 4 | Ordering Guide | 10 |
| ESD Caution..... | 4 | | |

REVISION HISTORY

| | |
|---|-----------|
| 9/06—Rev. A to Rev. B | |
| Updated Format..... | Universal |
| Changes to Specifications | 3 |
| 10/05—Rev. 0 to Rev. A | |
| Updated Format..... | Universal |
| Changes to Specifications | 3 |
| Update to Outline Dimensions..... | 9 |
| Changes to Ordering Guide | 10 |
| 7/94—Revision 0: Initial Version | |

SPECIFICATIONS

$V_{CC} = +3.3 \text{ V} \pm 10\%$, $C1$ to $C4 = 1 \mu\text{F}$, all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
|---------------------------------------|-----------|-----------|---------|------------------|--|
| Output Voltage Swing | ± 5.0 | ± 5.5 | | V | $V_{CC} = 3.3 \text{ V}$, three transmitter outputs loaded with $3 \text{ k}\Omega$ to ground |
| | ± 4 | ± 4.5 | | V | $V_{CC} = 3.0 \text{ V}$, all transmitter outputs, loaded with $3 \text{ k}\Omega$ to ground |
| V_{CC} Power Supply Current | | 3.5 | 5 | mA | No load, $T_{IN} = V_{CC}$ |
| | | 3.5 | 5 | mA | No load, $T_{IN} = \text{GND}$ |
| Shutdown Supply Current | | 0.2 | 5 | μA | $\overline{\text{SHDN}} = \text{GND}$ (ADM560), $\text{SHDN} = V_{CC}$ (ADM561), $T_{IN} = V_{CC}$ |
| Input Logic Threshold Low, V_{INL} | | | 0.4 | V | T_{IN} , $\overline{\text{EN}}$, $\overline{\text{SHDN}}$, $\overline{\text{SHDN}}$ |
| Input Logic Threshold High, V_{INH} | 2.4 | | | V | T_{IN} , $\overline{\text{EN}}$, $\overline{\text{SHDN}}$, $\overline{\text{SHDN}}$ |
| Logic Pull-Up Current | | 3 | 20 | μA | $T_{IN} = \text{GND}$ |
| EIA-232 Input Voltage Range | -25 | | +25 | V | |
| EIA-232 Input Threshold Low | 0.4 | 0.8 | | V | |
| EIA-232 Input Threshold High | | 1.1 | 2.4 | V | |
| EIA-232 Input Hysteresis | | 0.3 | | V | |
| EIA-232 Input Resistance | 3 | 5 | 7 | $\text{k}\Omega$ | |
| CMOS Output Voltage Low, V_{OL} | | | 0.4 | V | $I_{OUT} = 1.6 \text{ mA}$ |
| CMOS Output Voltage High, V_{OH} | 2.8 | | | V | $I_{OUT} = -40 \text{ mA}$ |
| CMOS Output Leakage Current | | +0.05 | ± 5 | μA | $\overline{\text{EN}} = V_{CC}$, $\text{EN} = \text{GND}$, $0 \text{ V} \leq R_{OUT} \leq V_{CC}$ |
| Output Enable Time | | 100 | | ns | |
| Output Disable Time | | 50 | | ns | |
| Receiver Propagation Delay | | | | | |
| TPHL | | 0.1 | 1 | μs | |
| TPLH | | 0.5 | 2 | μs | |
| Transition Region Slew Rate | | 4.5 | | V/ μs | $R_L = 3 \text{ k}\Omega$, $C_L = 2500 \text{ pF}$ measured from $+3 \text{ V}$ to -3 V or -3 V to $+3 \text{ V}$ |
| Transmitter Output Resistance | 300 | | | Ω | $V_{CC} = V_+ = V_- = 0 \text{ V}$, $V_{OUT} = \pm 2 \text{ V}$ |
| RS-232 Output Short-Circuit Current | | ± 10 | | mA | |

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

| Parameter | Rating |
|---|--|
| V_{CC} | $-0.3\text{ V to }+6\text{ V}$ |
| V_+ | $(V_{CC} - 0.3\text{ V})\text{ to }+14\text{ V}$ |
| V_- | $+0.3\text{ V to }-14\text{ V}$ |
| Input Voltages | |
| T_{IN} | $-0.3\text{ V to } (V_+, +0.3\text{ V})$ |
| R_{IN} | 25 V |
| Output Voltages | |
| T_{OUT} | $(V_+, +0.3\text{ V})\text{ to } (V_-, -0.3\text{ V})$ |
| R_{OUT} | $-0.3\text{ V to } (V_{CC} + 0.3\text{ V})$ |
| Short-Circuit Duration | |
| T_{OUT} | Continuous |
| Power Dissipation | |
| SSOP | 900 mW |
| SOIC | 900 mW |
| Operating Temperature Range | |
| Commercial (J Version) | $0^\circ\text{C to }+70^\circ\text{C}$ |
| Storage Temperature Range | $-65^\circ\text{C to }+150^\circ\text{C}$ |
| Lead Temperature (Soldering, 10 sec) | $+300^\circ\text{C}$ |
| ESD Rating | $>2000\text{ V}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. ADM560 Pin Configuration




Figure 3. ADM561 Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|------------------|--|--|
| 2, 3, 1, 28 | T1 _{OUT} to T4 _{OUT} | Transmitter (Driver) Outputs. Typically ± 6 V. |
| 9, 4, 27, 23, 18 | R1 _{IN} to R5 _{IN} | Receiver Inputs. These inputs accept RS-232 signal levels. An internal 5 k Ω pull-down resistor to GND is connected on each of these inputs. |
| 8, 5, 26, 22, 19 | R1 _{OUT} to R5 _{OUT} | Receiver Outputs. These are 3 V logic levels. |
| 7, 6, 20, 21 | T1 _{IN} to T4 _{IN} | Transmitter (Driver) Inputs. These inputs accept 3 V or 5 V logic levels. An internal 400 k Ω pull-up resistor to V _{CC} is connected on each input. |
| 10 | GND | Ground Pin. Must be connected to 0 V. |
| 11 | V _{CC} | Power Supply Input 3.3 V \pm 10%. |
| 12, 14 | C1+, C1– | External Capacitor 1 is connected between these pins. |
| 13 | V+ | Internally Generated Positive Supply. +6.6 V nominal. |
| 15, 16 | C2+, C2– | External Capacitor 2 is connected between these pins. |
| 17 | V– | Internally Generated Negative Supply. –6.6 V nominal. |
| 24 | EN/ $\overline{\text{EN}}$ | Receiver Enable. EN, active high on ADM560. $\overline{\text{EN}}$, active low on ADM561. Refer to Table 4. |
| 25 | $\overline{\text{SHDN}}$ /SHDN | Shutdown Control. $\overline{\text{SHDN}}$, active low on ADM560. SHDN, active high on ADM561. Refer to Table 4. |

Table 4. ADM560/ADM561 Enable and Shutdown Control

| | ADM560 | ADM561 |
|------------------|--|--|
| Normal Operation | SHDN = 1 EN = 1; receivers active EN = 0; receivers inactive | SHDN = 0 $\overline{\text{EN}}$ = 0; receivers active $\overline{\text{EN}}$ = 1; receivers inactive |
| Shutdown Mode | SHDN = 0 EN = 1; Receiver R1 to Receiver R3 inactive EN = 1; Receiver R4 and Receiver R5 active EN = 0; Receiver R1 to Receiver R5 inactive | SHDN = 1 $\overline{\text{EN}}$ = 0; receivers inactive $\overline{\text{EN}}$ = 1; receivers inactive |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Transmitter Output Voltage High vs. Load Capacitance




Figure 7. Transmitter Output Voltage Low vs. Load Capacitance




Figure 5. Transmitter Output Voltage vs. Load Current




Figure 8. Transmitter Slew Rate vs. Load Capacitance




Figure 6. Transmitter Output Voltage High vs. V_{CC}




Figure 9. Transmitter Output Voltage Low vs. V_{CC}




Figure 10. V_+ , V_- vs. Load Current

THEORY OF OPERATION

The ADM560/ADM561 are RS-232 transmission line drivers/receivers, and operate from a single +3.3 V supply. This is achieved by integrating step-up voltage converters and level shifting transmitters and receivers onto the same chip. CMOS technology is used to keep the power dissipation at an absolute minimum. The ADM560/ADM561 are a modification, enhancement, and improvement to the ADM241L family and its derivatives thereof. These devices are essentially plug-in compatible and do not have materially different applications.

The ADM560/ADM561 contain an internal voltage doubler and a voltage inverter that generates ± 6.6 V from the +3.3 V input. Four external 1 μ F capacitors are required for the internal voltage converters.

CIRCUIT DESCRIPTION

The internal circuitry consists of three main sections. These are as follows:

- A charge pump voltage converter.
- 3 V logic to EIA-232 transmitters.
- EIA-232 to 3 V logic receivers.

Charge Pump DC-to-DC Voltage Converter

The charge pump voltage converter consists of an oscillator and a switching matrix. The converter generates a ± 6.6 V supply from the input +3.3 V level. This is done in two stages using a switched capacitor technique (see Figure 11 and Figure 12). First, the +3.3 V input supply is doubled to +6.6 V using Capacitor C1 as the charge storage element. The +6.6 V level is then inverted to generate -6.6 V using Capacitor C2 as the storage element.

Capacitor C3 and Capacitor C4 are used to reduce the output ripple. Their values are not critical and can be reduced if higher levels of ripple are acceptable. The C1 and C2 charge pump capacitors can also be reduced at the expense of the higher output impedance on the V+ and V- supplies.

The V+ and V- supplies are also used to power external circuitry if the current requirements are small.

Transmitter (Driver) Section

The drivers convert 3 V or 5 V logic input levels into EIA-232 output levels. With $V_{CC} = +3.3$ V and driving an EIA-232 load, the output voltage swing is typically ± 5.5 V.




Figure 11. Charge Pump Voltage Double Operation




Figure 12. Charge Pump Voltage Inverted Operation

Unused inputs can be left unconnected as an internal 400 k Ω pull-up resistor pulls them high forcing the outputs into a low state. The input pull-up resistors typically source 8 μ A when grounded, so connect unused inputs to V_{CC} or leave unconnected in order to minimize power consumption.

Receiver Section

The receivers are inverting level shifters; they accept EIA-232 input levels and translate them into 3 V logic output levels. The inputs have internal 5 k Ω pull-down resistors to ground and are also protected against overvoltages of up to ± 25 V. The guaranteed switching thresholds are 0.4 V minimum and 2.4 V maximum. Unconnected inputs are pulled to 0 V by the internal 5 k Ω pull-down resistor. This results in a Logic 1 output level for unconnected inputs or for inputs connected to GND.

The receivers have a Schmitt trigger input with a hysteresis level of 0.3 V. This ensures error-free reception for both noisy inputs and for inputs with slow transition times.

ENABLE AND SHUTDOWN

Table 4 shows the truth table for the enable and shutdown control signals. When disabled all receivers are placed in a high impedance state. In shutdown, all transmitters are disabled and all receivers on the ADM561 are disabled. On the ADM560, Receiver R4 and Receiver R5 remain enabled in shutdown.

OUTLINE DIMENSIONS





Figure 13. 28-Lead Shrink Small Outline Package [SSOP]
(RS-28)

Dimensions shown in millimeters



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 14. 28-Lead Standard Small Outline Package [SOIC_W]
Wide Body
(RW-28)

Dimensions shown in millimeters and (inches)

ADM560/ADM561

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
|------------------------------|-------------------|---|----------------|
| ADM560JR | 0°C to +70°C | 28-Lead Standard Small Outline Package [SOIC_W] | RW-28 |
| ADM560JR-REEL | 0°C to +70°C | 28-Lead Standard Small Outline Package [SOIC_W] | RW-28 |
| ADM560JRZ ¹ | 0°C to +70°C | 28-Lead Standard Small Outline Package [SOIC_W] | RW-28 |
| ADM560JRZ-REEL ¹ | 0°C to +70°C | 28-Lead Standard Small Outline Package [SOIC_W] | RW-28 |
| ADM560JRS | 0°C to +70°C | 28-Lead Shrink Small Outline Package [SSOP] | RS-28 |
| ADM560JRS-REEL | 0°C to +70°C | 28-Lead Shrink Small Outline Package [SSOP] | RS-28 |
| ADM560JRSZ ¹ | 0°C to +70°C | 28-Lead Shrink Small Outline Package [SSOP] | RS-28 |
| ADM560JRSZ-REEL ¹ | 0°C to +70°C | 28-Lead Shrink Small Outline Package [SSOP] | RS-28 |
| ADM561JR | 0°C to +70°C | 28-Lead Standard Small Outline Package [SOIC_W] | RW-28 |
| ADM561JR-REEL | 0°C to +70°C | 28-Lead Standard Small Outline Package [SOIC_W] | RW-28 |
| ADM561JRZ ¹ | 0°C to +70°C | 28-Lead Standard Small Outline Package [SOIC_W] | RW-28 |
| ADM561JRZ-REEL ¹ | 0°C to +70°C | 28-Lead Standard Small Outline Package [SOIC_W] | RW-28 |
| ADM561JRS | 0°C to +70°C | 28-Lead Shrink Small Outline Package [SSOP] | RS-28 |
| ADM561JRS-REEL | 0°C to +70°C | 28-Lead Shrink Small Outline Package [SSOP] | RS-28 |
| ADM561JRSZ ¹ | 0°C to +70°C | 28-Lead Shrink Small Outline Package [SSOP] | RS-28 |
| ADM561JRSZ-REEL ¹ | 0°C to +70°C | 28-Lead Shrink Small Outline Package [SSOP] | RS-28 |

¹ Z = Pb-free part.

NOTES

NOTES